- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376255 > PSD312-90JI (意法半導(dǎo)體) High Speed PWM Controller 16-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD312-90JI |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | High Speed PWM Controller 16-SOIC 0 to 70 |
| 中文描述： | 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備 |
| 文件頁(yè)數(shù)： | 27/85頁(yè) |
| 文件大小： | 691K |
| 代理商： | PSD312-90JI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
PSD3XX Famly
24
12.0
Control Signals
(cont.)
12.6 Reset Input
This is an asynchronous input to initialize the PSD device.
Refer to tables 8A and 8B for information on device status during and after reset.
The standard-voltage PSD3XX and ZPSD3XX (non-V) devices require a reset input that
is asserted for at least 100 nsec. The PSD will be functional immediately after reset is
de-asserted. For these standard-voltage devices, the polarity of the reset input signal is
programmable using PSDsoft (active-high or active-low), to match the functionality of your
MCU reset.
Note:
It is not recommended to drive the reset input of the MCU and the reset input of the
PSD with a simple RC circuit between power on ground. The input threshold of the MCU
and the PSD devices may differ, causing the devices to enter and exit reset at different
times because of slow ramping of the signal. This may result in the PSD not being
operational when accessed by the MCU. It is recommended to drive both devices actively.
A supervisory device or a gate with hysteresis is recommended.
For low-voltage ZPSD3XXV devices only, the reset input must be asserted for at least
500 nsec. The ZPSD3XXV will not be functional for an additional 500 nsec after reset is
de-asserted (see Figure 8). These low voltage ZPSD3XXV devices must use an active-low
polarity signal for reset. Unlike the standard PSDs, the reset polarity for the ZPSD3XXV is
not
programmable. If your MCU operates with an active high reset, you must invert this
signal before driving the ZPSD3XXV reset input.
You must design your system to ensure that the PSD comes out of reset and the PSD is
active before the MCU makes its first access to PSD memory. Depending on the
characteristics and speed of your MCU, a delay between the PSD reset and the MCU reset
may be needed.
Signal State Just
After Reset
(Note 1)
Signal State
During Reset
Port
Configured Mode of Operation
AD0/A0-
AD15/A15
All
Input (Hi-Z)
MCU address
and/or data
Input (Hi-Z)
Active Track
Mode
MCU I/O
Tracking
AD0/A0-AD7/A7
Input (Hi-Z)
Input (Hi-Z)
Port Pins
PA0-PA7
PSD3XX,
ZPSD3XX
ZPSD3XXV
Logic 0
MCU address
Latched Address Out
Hi-Z
MCU address
Input (Hi-Z)
MCU I/O
Input (Hi-Z
Chip Select Outputs,
CS0-CS7, CMOS
PSD3XX,
ZPSD3XX
ZPSD3XXV
PSD3XX,
ZPSD3XX
ZPSD3XXV
Logic 1
Per CS equations
Port Pins
PB0-PB7
Hi-Z
Per CS equations
Chip Select Outputs,
CS0-CS7, Open Drain
Hi-Z
Per CS equations
Hi-Z
Per CS equations
Input (Hi-Z)
Address or Logic Inputs, A16-A18
Input (Hi-Z)
Port Pins
PC0-PC2
Chip Select Outputs,
CS8-CS10, CMOS
PSD3XX,
ZPSD3XX
ZPSD3XXV
Logic 1
Per CS equations
Hi-Z
Per CS equations
Table 8A. External PSDSignal States During and Just After Reset
NOTE:
1. Signal is valid immediately after reset for PSD3XX and ZPSD3XX devices. ZPSD3XXV devices need an
additional 500 nsec after reset before signal is valid.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD312-90JM | Low Cost Field Programmable Microcontroller Peripherals |
| PSD312-A-15J | High Speed PWM Controller 16-SOIC 0 to 70 |
| PSD312-A-15JI | High Speed PWM Controller 16-SOIC 0 to 70 |
| PSD312-A-15JM | High Speed PWM Controller 16-PDIP 0 to 70 |
| PSD312-A-20J | Low Cost Field Programmable Microcontroller Peripherals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD312-90JM | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312-90LI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD312-90LM | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD312-90Q | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD312-90QI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。