- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376249 > PSD312R-70J (意法半導(dǎo)體) CABLE ASSEMBLY; C MALE TO C MALE; 50 OHM, RG223/U COAX, DOUBLE SHIELDED PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD312R-70J |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 英文描述： | CABLE ASSEMBLY; C MALE TO C MALE; 50 OHM, RG223/U COAX, DOUBLE SHIELDED |
| 中文描述： | 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備 |
| 文件頁(yè)數(shù)： | 45/85頁(yè) |
| 文件大小： | 691K |
| 代理商： | PSD312R-70J |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
PSD3XX Famly
42
-15*
-20
-25
CMiser
On =
Add
Turbo
Of =
Add
Symbol
Parameter
Unit
Min
Max
Min
Max
Min
Max
T1
ALE or AS Pulse Width
40
50
60
0
0
ns
T2
Address Set-up Time
12
15
20
0
0
ns
T3
Address Hold Time
10
15
20
0
0
ns
T4
Leading Edge of Read
to Data Active
0
0
0
0
0
ns
T5
ALE Valid to Data Valid
170
200
250
20
0
ns
T6
Address Valid to Data Valid
150
200
250
20
0
ns
T7
CSI Active to Data Valid
160
200
250
20
0
ns
T8
Leading Edge of Read
to Data Valid
45
50
60
0
0
ns
Leading Edge of Read to
Data Valid in 8031-Based
Architecture Operating with
PSEN and RD in Separate
Mode
T8A
65
70
80
0
0
ns
T9
Read Data Hold Time
0
0
0
0
0
ns
T10
Trailing Edge of Read to
Data High-Z
45
50
55
0
0
ns
Trailing Edge of ALE or AS
to Leading Edge of Write
T11
0
0
0
0
0
ns
T12
RD, E, PSEN, or DS Pulse Width
60
75
85
0
0
ns
T12A
WR Pulse Width
35
45
55
0
0
ns
Trailing Edge of Write or Read
to Leading Edge of ALE or AS
T13
5
5
5
0
0
ns
T14
Address Valid to Trailing Edge
of Write
150
200
250
0
0
ns
CSI Active to Trailing Edge
of Write
T15
160
200
250
0
0
ns
T16
Write Data Set-up Time
30
40
50
0
0
ns
T17
Write Data Hold Time
10
12
15
0
0
ns
T18
Port to Data Out Valid
Propagation Delay
45
50
60
0
0
ns
T19
Port Input Hold Time
0
0
0
0
0
ns
T20
Trailing Edge of Write to Port
Output Valid
50
60
70
0
0
ns
T21
ADi
1
or Control to CSOi
2
Valid
6
50
5
55
5
60
0
20
ns
T22
ADi
1
or Control to CSOi
2
Invalid
4
50
4
55
4
60
0
20
ns
18.8 Timng Parameters – ZPSD3XXV (3 V devices only)
*
-15 speed available only on ZPSD311V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD312R-70JI | Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-70JM | Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-90JI | Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-90JM | Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-70JI | Low Cost Field Programmable Microcontroller Peripherals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD312R-70JI | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-70JM | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-90J | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-90JI | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312R-90JM | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。