- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376256 > PSD313V-90JI (意法半導(dǎo)體) Current-Mode PWM Controller 14-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD313V-90JI |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Current-Mode PWM Controller 14-SOIC 0 to 70 |
| 中文描述： | 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備 |
| 文件頁(yè)數(shù)： | 20/85頁(yè) |
| 文件大小： | 691K |
| 代理商： | PSD313V-90JI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)
NOTE:
1. The expression for CSADOUT2 must include the following write operation cycle signals:
For CRRWR = 0, CSADOUT2 must include WR = 0.
For CRRWR = 1, CSADOUT2 must include E = 1 and R/W = 0.
PSD3XX Famly
17
INTERNAL
READ
CSADIN
INTERNAL
ALE
PA0–PA7
A11–A15
A16–A19
AD8–AD15
CSADOUT1
CSADOUT2
(1)
ALE or AS
AD0–AD7
RD/E
WR or R/W
CONTROL
DECODER
LATCH
PAD
I
O
NOTE:
1. CMOS/OD determines whether the output is open drain or CMOS.
READ PIN
PORT A PIN
ENABLE
LATCHED
ADDR OUT
MCU
I/O
OUT
ADn/Dn
READ DATA
WRITE DATA
ALE
READ DIR
WRITE DIR
RESET
CK
D
R
G
D
R
D
CK
R
CMOS/OD
(1)
I
N
T
E
R
N
A
L
A
D
D
R
/
D
A
T
A
B
U
S
A
D
0
/
A
D
7
DFF
LATCH
DIR
FF
CONTROL
MUX
10.2.2 Port A (PA0-PA7) in Non-Multiplexed Address/Data Mode
In this mode, Port A becomes the low-order data bus byte of the chip. When reading an
internal location, data is presented on Port A pins to the MCU. When writing to an internal
location, data present on Port A pins from the MCU is written to the desired location.
10.0
I/OPort
Functions
(
cont.)
Figure 5A. Port A Pin Structure
Figure 5B. Port A Track Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD313V-90JM | Current-Mode PWM Controller 8-SOIC 0 to 70 |
| PSD313V-A-15J | Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-A-15JI | Current-Mode PWM Controller 8-SOIC 0 to 70 |
| PSD313V-A-15JM | Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-A-20J | Low Cost Field Programmable Microcontroller Peripherals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD313V-90JM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-A-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-A-15JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-A-15JM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-A-20J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。