- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368166 > PSD4135G1V-A-12B81I (意法半導(dǎo)體) CAP 0.01UF 50V 5% NP0(C0G) SMD-1825 TR-7-PL SN-NIBAR PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD4135G1V-A-12B81I |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CAP 0.01UF 50V 5% NP0(C0G) SMD-1825 TR-7-PL SN-NIBAR |
| 中文描述： | Flash在系統(tǒng)可編程外設(shè)的16位微控制器 |
| 文件頁(yè)數(shù)： | 1/93頁(yè) |
| 文件大小： | 503K |
| 代理商： | PSD4135G1V-A-12B81I |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
1/3
PRELIMINARY DATA
January 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
PSD4135G2
Flash In-System-Programmable Peripherals
for 16-Bit MCUs
FEATURES SUMMARY
I
5 V±10% Single Supply Voltage:
I
Up to 4 Mbit of Primary Flash Memory (8
uniform sectors)
I
256Kbit Secondary Flash Memory (4 uniform
sectors)
I
Up to 64 Kbit SRAM
I
Over 3,000 Gates of PLD: DPLD and CPLD
I
52 Reconfigurable I/O ports
I
Enhanced JTAG Serial Port
I
Programmable power management
I
High Endurance:
– 100,000 Erase/Write Cycles of Flash Memory
– 1,000 Erase/Write Cycles of PLD
Figure 1. Packages
TQFP80 (U)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD4135G1V-A-12J | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.01uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1825; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.177" x 0.252"; Container: Bulk; Features: Unmarked |
| PSD4135G1V-A-12JI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12M | CAP 0.01UF 100V 10% NP0(C0G) SMD-1825 TR-7-PL SN-NIBAR |
| PSD4135G1V-A-12MI | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.01uF; Working Voltage (Vdc)[max]: 200V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1825; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.177" x 0.252"; Container: Bulk; Features: Unmarked |
| PSD4135G1V-A-12U | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4135G1V-A-12J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12MI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12U | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。