欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: PSD8132V90JIT
廠商: 意法半導體
英文描述: Flash In-System Programmable ISP Peripherals For 8-bit MCUs
中文描述: Flash在系統可編程ISP的外設的8位微控制器
文件頁數: 33/110頁
文件大小: 1737K
代理商: PSD8132V90JIT
33/110
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
PLDS
The PLDs bring programmable logic functionality
to the PSD. After specifying the logic for the PLDs
using the PSDabel tool in PSDsoft Express, the
logic is programmed into the device and available
upon Power-up.
The PSD contains two PLDs: the Decode PLD
(DPLD), and the Complex PLD (CPLD). The PLDs
are briefly discussed in the next few paragraphs,
and in more detail in the section entitled
Decode
PLD (DPLD), page 35
and the section entitled
Complex
PLD
(CPLD), page 36
.
13., page 34
shows the configuration of the PLDs.
The DPLD performs address decoding for Select
signals for internal components, such as memory,
registers, and I/O ports.
The CPLD can be used for logic functions, such as
loadable counters and shift registers, state ma-
chines, and encoding and decoding logic. These
logic functions can be constructed using the 16
Output Macrocells (OMC), 24 Input Macrocells
(IMC), and the AND Array. The CPLD can also be
used to generate External Chip Select (ECS0-
ECS2) signals.
The AND Array is used to form product terms.
These product terms are specified using PSDabel.
An Input Bus consisting of 73 signals is connected
to the PLDs. The signals are shown in Table
14
.
The Turbo Bit in PSD
The PLDs in the PSD can minimize power con-
sumption by switching off when inputs remain un-
changed for an extended time of about 70ns.
Resetting the Turbo Bit to '0' (Bit 3 of PMMR0) au-
tomatically places the PLDs into standby if no in-
puts are changing. Turning the Turbo mode off
increases propagation delays while reducing pow-
er consumption. See the section entitled
POWER
MANAGEMENT, page 62
on how to set the Turbo
Bit.
Figure
Additionally, five bits are available in PMMR2 to
block MCU control signals from entering the PLDs.
This reduces power consumption and can be used
only when these MCU control signals are not used
in PLD logic equations.
Each of the two PLDs has unique characteristics
suited for its applications. They are described in
the following sections.
Table 14. DPLD and CPLD Inputs
Note: 1. The address inputs are A19-A4 in 80C51XA mode.
Input Source
Input Name
Number
of
Signals
MCU Address Bus
1
A15-A0
16
MCU Control Signals
CNTL2-CNTL0
3
Reset
RST
1
Power-down
PDN
1
Port A Input
Macrocells
PA7-PA0
8
Port B Input
Macrocells
PB7-PB0
8
Port C Input
Macrocells
PC7-PC0
8
Port D Inputs
PD2-PD0
3
Page Register
PGR7-PGR0
8
Macrocell AB
Feedback
MCELLAB.FB7-
FB0
8
Macrocell BC
Feedback
MCELLBC.FB7-
FB0
8
Secondary Flash
memory Program
Status Bit
Ready/Busy
1
相關PDF資料
PDF描述
PSD9132V90JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD8332V90JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9332V90JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9335V12MIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD8535V12MIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
相關代理商/技術參數
參數描述
PSD8132V90JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD8132V90MIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD8132V90MT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813312JIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813312JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
主站蜘蛛池模板: 枣阳市| 房山区| 双柏县| 榕江县| 小金县| 陆丰市| 沙雅县| 工布江达县| 大邑县| 黄平县| 莲花县| 黔南| 长武县| 南昌县| 龙胜| 美姑县| 七台河市| 大同县| 宜阳县| 自贡市| 岫岩| 牟定县| 连南| 东港市| 巴东县| 广平县| 连城县| 洱源县| 福泉市| 深水埗区| 霍山县| 宁明县| 昌宁县| 洛扎县| 宣威市| 陆川县| 封开县| 黑河市| 曲沃县| 兰州市| 陆良县|