欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): PSD813F3-70
廠商: 意法半導(dǎo)體
英文描述: RECTIFIER SCHOTTKY SINGLE 5A 30V 175A-Ifsm 0.55Vf 0.5A-IR SMC 3K/REEL
中文描述: Flash在系統(tǒng)可編程(ISP)的周邊8位MCU,5V的
文件頁(yè)數(shù): 70/110頁(yè)
文件大小: 1737K
代理商: PSD813F3-70
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
70/110
JTAG Extensions
TSTAT and TERR are two JTAG extension signals
enabled by an “ISC_ENABLE” command received
over the four standard JTAG signals (TMS, TCK,
TDI, and TDO). They are used to speed Program
and Erase cycles by indicating status on PSD sig-
nals instead of having to scan the status out seri-
ally using the standard JTAG channel. See
Application Note
AN1153
.
TERR indicates if an error has occurred when
erasing a sector or programming a byte in Flash
memory. This signal goes Low (active) when an
Error condition occurs, and stays Low until an
“ISC_CLEAR” command is executed or a chip Re-
set (RESET) pulse is received after an
“ISC_DISABLE” command.
TSTAT behaves the same as Ready/Busy de-
scribed in the section entitled
Ready/Busy
(PC3), page 20
. TSTAT is High when the PSD de-
vice is in READ Mode (primary and secondary
Flash memory contents can be read). TSTAT is
Low when Flash memory Program or Erase cycles
are in progress, and also when data is being writ-
ten to the secondary Flash memory.
TSTAT and TERR can be configured as open-
drain type signals during an “ISC_ENABLE” com-
mand. This facilitates a wired-OR connection of
TSTAT signals from multiple PSD devices and a
wired-OR connection of TERR signals from those
same devices. This is useful when several PSD
devices are “chained” together in a JTAG environ-
ment.
Security and Flash memory Protection
When the security bit is set, the device cannot be
read on a Device Programmer or through the
JTAG Port. When using the JTAG Port, only a Full
Chip Erase command is allowed.
All other Program, Erase and Verify commands
are blocked. Full Chip Erase returns the part to a
non-secured blank state. The Security Bit can be
set in PSDsoft Express Configuration.
All primary and secondary Flash memory sectors
can individually be sector protected against era-
sures. The sector protect bits can be set in PSD-
soft Express Configuration.
Table 34. JTAG Port Signals
Port C Pin
JTAG Signals
Description
PC0
TMS
Mode Select
PC1
TCK
Clock
PC3
TSTAT
Status
PC4
TERR
Error Flag
PC5
TDI
Serial Data In
PC6
TDO
Serial Data Out
相關(guān)PDF資料
PDF描述
PSD834F3-70 RECTIFIER SCHOTTKY SINGLE 5A 40V 175A-Ifsm 0.55Vf 0.5A-IR SMC 3K/REEL
PSD854F3-70 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F3-12 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F3-15 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F4-20 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD813F3-70J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3-70JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3-70JIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3-70JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F3-70M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
主站蜘蛛池模板: 扎兰屯市| 罗城| 关岭| 香格里拉县| 中方县| 芮城县| 柘荣县| 海门市| 石门县| 儋州市| 获嘉县| 临高县| 东光县| 拉萨市| 高安市| 淮阳县| 淅川县| 沙坪坝区| 华安县| 彭水| 黎城县| 天柱县| 隆化县| 乐平市| 安顺市| 始兴县| 麻栗坡县| 娱乐| 新河县| 苏尼特右旗| 来凤县| 平罗县| 边坝县| 江津市| 郎溪县| 垣曲县| 浏阳市| 盖州市| 时尚| 句容市| 和顺县|