欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: PSD913390JT
廠商: 意法半導體
英文描述: Quad CMOS to PECL Translator; Package: 20 LEAD PLLC; No of Pins: 20; Container: Tape and Reel; Qty per Container: 500
中文描述: Flash在系統可編程ISP的外設的8位微控制器
文件頁數: 11/110頁
文件大小: 1737K
代理商: PSD913390JT
11/110
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
Reset
48
I
Resets I/O Ports, PLD macrocells and some of the Configuration Registers. Must be Low
at Power-up.
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
29
28
27
25
24
23
22
21
I/O
These pins make up Port A. These port pins are configurable and can have the following
functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellAB0-7) outputs.
Inputs to the PLDs.
Latched address outputs (see Table
6
).
Address inputs. For example, PA0-3 could be used for A0-A3 when using an 80C51XA in
burst mode.
As the data bus inputs D0-D7 for non-multiplexed address/data bus MCUs.
D0/A16-D3/A19 in M37702M2 mode.
Peripheral I/O mode.
Note:
PA0-PA3 can only output CMOS signals with an option for high slew rate. However,
PA4-PA7 can be configured as CMOS or Open Drain Outputs.
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
7
6
5
4
3
2
52
51
I/O
These pins make up Port B. These port pins are configurable and can have the following
functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellAB0-7 or McellBC0-7) outputs.
Inputs to the PLDs.
Latched address outputs (see Table
6
).
Note:
PB0-PB3 can only output CMOS signals with an option for high slew rate.
However, PB4-PB7 can be configured as CMOS or Open Drain Outputs.
PC0
20
I/O
PC0 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC0) output.
Input to the PLDs.
TMS Input
2
for the JTAG Serial Interface.
This pin can be configured as a CMOS or Open Drain output.
PC1
19
I/O
PC1 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC1) output.
Input to the PLDs.
TCK Input
2
for the JTAG Serial Interface.
This pin can be configured as a CMOS or Open Drain output.
Pin Name
Pin
Type
Description
相關PDF資料
PDF描述
PSD913390MIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913390MT Quad CMOS to PECL Translator; Package: 20 LEAD PDIP; No of Pins: 20; Container: Rail; Qty per Container: 18
PSD9133V15JT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9133V15MT Quad TTL-ECL Translator; Package: 20 LEAD PLLC; No of Pins: 20; Container: Tape and Reel; Qty per Container: 500
PSD9133V20MT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
相關代理商/技術參數
參數描述
PSD913390MIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913390MT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9133V12JIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9133V12JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9133V12MIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
主站蜘蛛池模板: 冕宁县| 垫江县| 靖远县| 苗栗市| 神池县| 山东省| 莲花县| 大同县| 中西区| 广平县| 张家界市| 连州市| 临江市| 高州市| 土默特右旗| 宁安市| 平昌县| 饶阳县| 祁阳县| 平山县| 余江县| 东莞市| 松潘县| 洛浦县| 连云港市| 宁阳县| 海阳市| 鄂州市| 江安县| 左贡县| 平武县| 贡山| 马边| 金昌市| 泗水县| 保亭| 金乡县| 麟游县| 郁南县| 舒兰市| 乌兰县|