欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): Q67100-H3221
廠(chǎng)商: SIEMENS AG
英文描述: Power Supply Cord; Connector Type A:Right Angle IEC320-C13; Connector Type B:NEMA 5-15P; Cable Length:9.8ft; Current Rating:10A; Power Rating:1250W RoHS Compliant: Yes
中文描述: 1 / 2千位128/256 × 8位串行CMOS EEPROM的,I2C同步2線(xiàn)總線(xiàn)
文件頁(yè)數(shù): 1/53頁(yè)
文件大小: 418K
代理商: Q67100-H3221
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
1
12.99
The HYB 39S64400/800/160BT are four bank Synchronous DRAM’s organized as
4 banks
×
4MBit
×
4, 4 banks
×
2 MBit
×
8 and 4 banks
×
1 Mbit
×
16 respectively. These synchron-
ous devices achieve high speed data transfer rates by employing a chip architecture that prefects
multiple bits and then synchronizes the output data to a system clock. The chip is fabricated using
the Infineon advanced 0.2
μ
m 64 MBit DRAM process technology.
The device is designed to comply with all JEDEC standards set for Synchronous DRAM products,
both electrically and mechanically. All of the control, address, data input and output circuits are
synchronized with the positive edge of an externally supplied clock.
Operating the four memory banks in an interleave fashion allows random access operation to occur
at higher rates than is possible with standard DRAMs. A sequential and gapless data rate is
possible depending on burst length, CAS latency and speed grade of the device.
Auto Refresh (CBR) and Self Refresh operation are supported. These devices operates with a
single 3.3 V
±
0.3 V power supply and are available in TSOPII packages.
High Performance:
Fully Synchronous to Positive Clock Edge
0 to 70
°
C operating temperature
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length: 1, 2, 4, 8
Full page (optional) for sequential wrap
around
Multiple Burst Read with Single Write
Operation
Automatic and Controlled Precharge
Command
Data Mask for Read/Write Control (x4, x8)
Data Mask for Byte Control (x16)
Auto Refresh (CBR) and Self Refresh
Suspend Mode and Power Down Mode
4096 Refresh Cycles / 64 ms
Random Column Address every CLK
(1-N Rule)
Single 3.3 V
±
0.3 V Power Supply
LVTTL Interface
Plastic Packages:
P-TSOPII-54 400mil width (x4, x8, x16)
-7.5 version for PC133 3-3-3 application
-8 version for PC100 2-2-2 applications
-7.5
-8
Units
f
CKMAX
133
125
MHz
t
CK3
7.5
8
ns
t
AC3
5.4
6
ns
t
CK2
10
10
ns
t
AC2
6
6
ns
64-MBit Synchronous DRAM
相關(guān)PDF資料
PDF描述
Q67100-H3223 4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3224 4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3226 8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3227 8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3229 8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67100-H3223 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3224 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3226 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3227 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3229 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
主站蜘蛛池模板: 合水县| 井冈山市| 青岛市| 桂林市| 海原县| 黑水县| 连南| 德令哈市| 宿迁市| 乡城县| 衡南县| 绩溪县| 栾城县| 丘北县| 和龙市| 嘉禾县| 建昌县| 百色市| 昌平区| 闽清县| 汤阴县| 合水县| 札达县| 利辛县| 沾化县| 彭州市| 寿宁县| 阜城县| 福建省| 夏邑县| 云霄县| 酒泉市| 宝鸡市| 双峰县| 兴国县| 静海县| 乌恰县| 景洪市| 穆棱市| 酉阳| 彰化县|