欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: Q67100-H8216
廠商: SIEMENS AG
英文描述: PLL-Frequency Synthesizer with I2C Bus
中文描述: 鎖相環頻率合成I2C總線
文件頁數: 13/53頁
文件大小: 418K
代理商: Q67100-H8216
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
13
12.99
command is necessary. A minimum
t
RC
time is required between two automatic refreshes in a burst
refresh mode. The same rule applies to any access command after the automatic refresh operation.
The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when RAS,
CAS, and CKE are low and WE is high at a clock timing. All of external control signals including the
clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation.
After the exit command, at least one
t
RC
delay is required prior to any access command.
DQM Function
DQM has two functions for data I/O read and write operations. During reads, when it turns to “high”
at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM
Data Disable Latency
t
DQZ
). It also provides a data mask function for writes. When DQM is activated,
the write operation at the next clock is prohibited (DQM Write Mask Latency
t
DQW
= zero clocks).
Suspend Mode
During normal access mode, CKE is held high enabling the clock. When CKE is low, it freezes the
internal clock and extends data read and write operations. One clock delay is required for mode
entry and exit (Clock Suspend Latency
t
CSL
).
Power Down
In order to reduce standby power consumption, a power down mode is available. All banks must be
precharged and the necessary Precharge delay (
t
RP
) must occur before the SDRAM can enter the
Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver
circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh
operations, therefore the device can’t remain in Power Down mode longer than the Refresh period
(
t
REF
) of the device. Exit from this mode is performed by taking CKE “high”. One clock delay is
required for mode entry and exit.
Auto Precharge
Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS
timing accepts one extra address, CA10, to determine whether the chip restores or not after the
operation. If CA10 is high when a Read Command is issued, the
Read with Auto-Precharge
function is initiated. If CA10 is high when a Write Command is issued, the
Write with Auto-
Precharge
function is initiated. The SDRAM automatically enters the precharge operation two
clocks after the last data in.
Precharge Command
There is also a separate precharge command available. When RAS and WE are low and CAS is
high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are
used to define banks as shown in the following list. The precharge command can be imposed one
clock before the last data out for CAS latency = 2 and two clocks before the last data out for CAS
latency = 3. Writes require a time delay
t
WR
from the last data out to apply the precharge command.
相關PDF資料
PDF描述
Q67100-H8645 ISDN Remote Power Controller
Q67100-H8646 General-Purpose Power Controller
Q67100-Q1093 2M x 8 - Bit Dynamic RAM 2k Refresh
Q67100-Q1094 2M x 8-Bit Dynamic RAM
Q67100-Q2008 8M x 32-Bit Dynamic RAM Module
相關代理商/技術參數
參數描述
Q67100-H8322 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Time Switch CMOS (MTSC)
Q67100-H8377 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:NONVOLATILE SAFETY COUNTER
Q67100-H8602 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Time Switch CMOS (MTSC)
Q67100-H8645 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ISDN Remote Power Controller
Q67100-H8646 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:General-Purpose Power Controller
主站蜘蛛池模板: 高淳县| 辽中县| 尼勒克县| 黄平县| 大兴区| 徐水县| 宣城市| 新干县| 农安县| 吴桥县| 通渭县| 青神县| 盱眙县| 土默特左旗| 库伦旗| 电白县| 张北县| 察隅县| 福鼎市| 通江县| 广丰县| 武隆县| 蒙自县| 大城县| 手游| 嘉禾县| 佛冈县| 新津县| 田东县| 平顶山市| 武冈市| 扎囊县| 宾阳县| 太湖县| 太谷县| 彰化县| 呈贡县| 东至县| 舟曲县| 天台县| 泸水县|