欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: Q67100-Q2073
廠商: SIEMENS AG
英文描述: 256k x 16-Bit EDO-DRAM
中文描述: 256k x 16位江戶的DRAM
文件頁數: 7/53頁
文件大小: 418K
代理商: Q67100-Q2073
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
7
12.99
Signal Pin Description
Pin
Type
Signal Polarity Function
CLK
Input
Pulse
Positive
Edge
The System Clock Input. All of the SDRAM inputs are
sampled on the rising edge of the clock.
CKE
Input
Level
Active
High
Activates the CLK signal when high and deactivates the
CLK signal when low, thereby initiates either the Power
Down mode, Suspend mode, or the Self Refresh mode.
CS
Input
Pulse
Active
Low
CS enables the command decoder when low and disables
the command decoder when high. When the command
decoder is disabled, new commands are ignored but
previous operations continue.
RAS
CAS
WE
Input
Pulse
Active
Low
When sampled at the positive rising edge of the clock,
CAS, RAS, and WE define the command to be executed by
the SDRAM.
A0 - A11
Input
Level
During a Bank Activate command cycle, A0 - A11 define
the row address (RA0 - RA11) when sampled at the rising
clock edge.
During a Read or Write command cycle, A0-An define the
column address (CA0 - CAn) when sampled at the rising
clock edge.CAn depends from the SDRAM organization:
16M
×
4 SDRAM CAn = CA9
8M
×
8 SDRAM
CAn = CA8
4M
×
16 SDRAM CAn = CA7
(Page Length = 1024 bits)
(Page Length = 512 bits)
(Page Length = 256 bits)
In addition to the column address, A10 (= AP) is used to
invoke autoprecharge operation at the end of the burst read
or write cycle. If A10 is high, autoprecharge is selected and
BA0, BA1 defines the bank to be precharged. If A10 is low,
autoprecharge is disabled.
During a Precharge command cycle, A10 (= AP) is used in
conjunction with BA0 and BA1 to control which bank(s) to
precharge. If A10 is high, all four banks will be precharged
regardless of the state of BA0 and BA1. If A10 is low, then
BA0 and BA1 are used to define which bank to precharge.
BA0, BA1 Input
Level
Bank Select Inputs. Selects which bank is to be active.
DQx
Input
Output
Level
Data Input/Output pins operate in the same manner as on
conventional DRAMs.
相關PDF資料
PDF描述
Q67100-Q2075 4M x 72-Bit Dynamic RAM Module
Q67100-Q2076 4M x 72-Bit Dynamic RAM Module
Q67100-Q2077 4M x 72-Bit Dynamic RAM Module
Q67100-Q2078 4M x 72-Bit Dynamic RAM Module
Q67100-Q2079 16M x 72-Bit Dynamic RAM Module
相關代理商/技術參數
參數描述
Q67100-Q2075 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 72-Bit Dynamic RAM Module
Q67100-Q2076 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 72-Bit Dynamic RAM Module
Q67100-Q2077 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 72-Bit Dynamic RAM Module
Q67100-Q2078 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 72-Bit Dynamic RAM Module
Q67100-Q2079 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16M x 72-Bit Dynamic RAM Module
主站蜘蛛池模板: 察哈| 泰和县| 湛江市| 余姚市| 遂宁市| 开原市| 小金县| 宁国市| 广宁县| 衢州市| 上蔡县| 新竹市| 济南市| 合川市| 克什克腾旗| 梁山县| 年辖:市辖区| 宝兴县| 东阿县| 辽宁省| 临澧县| 颍上县| 扶沟县| 嘉义县| 蚌埠市| 永昌县| 谢通门县| 汉源县| 环江| 当涂县| 三江| 沅陵县| 金沙县| 县级市| 锡林郭勒盟| 丹东市| 岗巴县| 白玉县| 宁化县| 安图县| 江城|