- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361286 > QL2003 (QuickLogic Corp.) 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可適應(yīng)性強(qiáng)的3.3V和5.0V pASIC 2系列場可編程邏輯器件) PDF資料下載
參數(shù)資料
| 型號： | QL2003 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可適應(yīng)性強(qiáng)的3.3V和5.0V pASIC 2系列場可編程邏輯器件) |
| 中文描述： | 3.3V和5.0V帕希奇2 FPGA的結(jié)合速度，密度，低成本和靈活性（高速，高可用密度，低成本，可適應(yīng)性強(qiáng)的3.3和5.0V帕希奇2系列場可編程邏輯器件） |
| 文件頁數(shù)： | 1/10頁 |
| 文件大小： | 331K |
| 代理商： | QL2003 |
QL2003
3.3V and 5.0V pASIC
2 FPGA
Combining Speed, Density, Low Cost and Flexibility
3-5
Ultimate Verilog/VHDL Silicon Solution
-Abundant, high-speed interconnect eliminates manual routing
-Flexible logic cell provides high efficiency
and
performance
-Design tools produce fast, efficient Verilog/VHDL synthesis
Speed, Density, Low Cost and Flexibility in One Device
-16-bit counter speeds exceeding 200 MHz
-3,000 usable ASIC gates, 5,000 usable PLD gates, 118 I/Os
-3-layer metal ViaLink
process for small die sizes
-100% routable and pin-out maintainable
Advanced Logic Cell and I/O Capabilities
-Complex functions (up to 16 inputs) in a single logic cell
-High synthesis gate utilization from logic cell fragments
-Full IEEE Standard JTAG boundary scan capability
-Individually-controlled input/feedback registers and OEs on all I/O pins
-3.3V and 5.0V operation with low standby power
-I/O pin-compatibility between different devices in the same packages
-PCI compliant (at 5.0V), full speed 33 MHz implementations
-High design security provided by security fuses
Other Important Family Features
p
3
QL2003
Block Diagram
Rev. C
pASIC 2
HIGHLIGHTS
… 3,000
usable ASIC gates,
118 I/O pins
192
Logic
Cells
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL2005 | 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可適應(yīng)性強(qiáng)的3.3V和5.0V pASIC 2系列場可編程邏輯器件) |
| QL2007 | 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可適應(yīng)性強(qiáng)的3.3V和5.0V pASIC 2系列場可編程邏輯器件) |
| QL2009 | 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可適應(yīng)性強(qiáng)的3.3V和5.0V pASIC 2系列場可編程邏輯器件) |
| QL2009-0PB256C | 3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-0PB256I | PT 6C 6#20 PIN RECP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL2003-0PF100C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL2003-0PF100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2003-0PF144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2003-0PF144C-3782 | 制造商:QLOGIC 功能描述: |
| QL2003-0PF144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。