- 您現在的位置：買賣IC網 > PDF目錄361290 > QL4058-1PQ208C (QUICKLOGIC CORP) 58000 usable PLD gate quickRAM ESP combining performance，Density and Embedded RAM PDF資料下載
參數資料
| 型號： | QL4058-1PQ208C |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | 58000 usable PLD gate quickRAM ESP combining performance，Density and Embedded RAM |
| 中文描述： | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MO-136, QFP-208 |
| 文件頁數： | 1/12頁 |
| 文件大小： | 298K |
| 代理商： | QL4058-1PQ208C |
6-43
QL4058 Rev G
58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM
QL4058 - QuickRAM
TM
QL4058 - QuickRAM
Device Highlights
High Performance & High Density
I
58,000 Usable PLD Gates with 252 I/Os
I
300 MHz 16-bit Counters, 400 MHz Datapaths,
160+ MHz FIFOs
I
0.35
μ
m four-layer metal non-volatile CMOS process for
smallest die sizes
High Speed Embedded SRAM
I
18 dual-port RAM modules, organized in user-config-
urable 1,152 bit blocks
I
5ns access times, each port independently accessible
I
Fast and effecient for FIFO, RAM, and ROM functions
Easy to Use / Fast Development Cycles
I
100% routable with 100% utilization and complete
pin-out stability
I
Variable-grain logic cells provide high performance and
100% utilization
I
Comprehensive design tools include high quality
Verilog/VHDL synthesis
Advanced I/O Capabilities
I
Interfaces with both 3.3 volt and 5.0 bolt devices
I
PCI compliant with 3.3V and 5.0V busses for -1/-2/-3/-4
speed grades
I
Full JTAG boundary scan
I
Registered I/O cells with individually controlled clocks and
output enables
D
EVICE
H
IGHLIGHTS
FIGURE 1. QuickRAM Block Diagram
Architecture Overview
The QuickRAM family of ESPs (Embedded Standard
Products) offers FPGA logic in combination with Dual-
Port SRAM modules. The QL4058 is a 58,000
usable PLD gate member of the QuickRAM family of
ESPs. QuickRAM ESPs are fabricated on a 0.35mm
four-layer metal process using QuickLogic’s patented
ViaLink
TM
technology to provide a unique combina-
tion of high performance, high density, low cost, and
extreme ease-of-use.
The QL4058 contains 1,008 logic cells and 18 dual
port RAM modules (see Figure 1). Each RAM module
has 1,152 RAM bits, for a total of 20,736 bits. RAM
Modules are Dual Port (one read port, one write port)
and can be configured into one of four modes: 64
(deep) x18 (wide), 128x9, 256x4, or 512x2 (see Fig-
ure 2). With a maximum of 204 I/Os, the QL4058 is
available in 208-pin PQFP, 240-pin PQFP and 456-
pin PBGA packages.
Designers can cascade multiple RAM modules to
increase the depth or width allowed in single modules
by connecting corresponding address lines together
and dividing the words between modules (see Figure
3). This approach allows up to 512-deep configura-
tions as large as 16 bits wide in the smallest Quick-
RAM device and 44 bits wide in the largest device.
18
RAM
Blocks
}
1,008
High Speed
Logic Cells
Interface
A
RCHITECTURE
O
VERVIEW
相關PDF資料 |
PDF描述 |
|---|---|
| QL4058-1PQ208I | Field Programmable Gate Array (FPGA) |
| QL4058-1PQ208M | 58000 usable PLD gate quickRAM ESP combining performance，Density and Embedded RAM |
| QL4058-1PQ240C | Field Programmable Gate Array (FPGA) |
| QL4058-1PQ240I | 58000 usable PLD gate quickRAM ESP combining performance，Density and Embedded RAM |
| QL4058-1PQ240M | Field Programmable Gate Array (FPGA) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| QL4058-1PQ208I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL4058-1PQ208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PQ240C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PQ240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PQ240M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
發布緊急采購，3分鐘左右您將得到回復。