- 您現在的位置：買賣IC網 > PDF目錄299802 > QS5V991-2JRC (INTEGRATED DEVICE TECHNOLOGY INC) QS5 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 PDF資料下載
參數資料
| 型號： | QS5V991-2JRC |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | QS5 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數： | 1/8頁 |
| 文件大小： | 158K |
| 代理商： | QS5V991-2JRC |
1
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
QS5V991
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
G ND/sO E
1Q0
Skew
Select
1Q1
1F1:0
3
2Q0
Skew
Select
2Q1
2F1:0
FS
3
REF
PLL
FB
3
3Q0
Skew
Select
3Q1
3F1:0
3
4Q0
4Q1
Skew
Select
4F1:0
3
VCCQ /PE
MAY 2000
2000
Integrated Device Technology, Inc.
DSC-5786/-
c
QS5V991
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
3.3V PROGRAMMABLE
SKEW PLL CLOCK DRIVER
TURBOCLOCK
FEATURES/BENEFITS
REF is 5V tolerant
4 pairs of programmable skew outputs
Low skew: 200ps same pair, 250ps all outputs
Selectable positive or negative edge synchronization:
Excellent for DSP applications
Synchronous output enable
Output frequency: 6.25MHz to 85MHz
2x, 4x, 1/2, and 1/4 outputs
3 skew grades:
QS5V991-2: tSKEW0<250ps
QS5V991-5: tSKEW0<500ps
QS5V991-7: tSKEW0<750ps
3-level inputs for skew and PLL range control
PLL bypass for DC testing
External feedback, internal loop filter
12mA balanced drive outputs
Low Jitter: <200ps peak-to-peak
Industrial temperature range
Available in 32-pin PLCC Package
DESCRIPTION
The QS5V991 is a high fanout 3.3V PLL based clock driver intended for
high performance computing and data-communications applications. A key
feature of the programmable skew is the ability of outputs to lead or lag the
REF input signal. The QS5V991 has eight programmable skew outputs in
four banks of 2. Skew is controlled by 3-level input signals that may be hard-
wired to appropriate HIGH-MID-LOW levels.
When the GND/
sOE pin is held low, all the outputs are synchronously
enabled. However, if GND/
sOE is held high, all the outputs except 3Q0 and
3Q1 are synchronously disabled.
Furthermore, when the VCCQ/PE is held high, all the outputs are
synchronized with the positive edge of the REF clock input. When VCCQ/
PE is held low, all the outputs are synchronized with the negative edge of
REF. Both devices have LVTTL outputs with 12mA balanced drive outputs.
FUNCTIONAL BLOCK DIAGRAM
相關PDF資料 |
PDF描述 |
|---|---|
| QS74FCT162244ATQ1 | FCT SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| QS74FCT162373CTPV | FCT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| QS74FCT16841CTPA | FCT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| QS74FCT2374CTS1 | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| QS74FCT2374TQB | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| QS5V991-7JR1 | 制造商:QSI 功能描述: |
| QS5V99320QC | 制造商:QUALITY 功能描述:QS5V993-2QC |
| QS5W1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Midium Power Transistors (30V / 3A) |
| QS5W2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Midium Power Transistors (50V / 3A) |
| QS5W2TR | 制造商:ROHM Semiconductor 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。