- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382466 > S1L53354 (愛(ài)普生（中國(guó)）有限公司) HIGH DENSITY GATE ARRAY PDF資料下載
參數(shù)資料
| 型號(hào)： | S1L53354 |
| 廠商： | 愛(ài)普生（中國(guó)）有限公司 |
| 英文描述： | HIGH DENSITY GATE ARRAY |
| 中文描述： | 高密度門(mén)陣列 |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大小： | 105K |
| 代理商： | S1L53354 |
1
DATA SHEET
EPSON ELECTRONICS AMERICA, INC.
i
150 River Oaks Pkwy
i
San Jose, CA 95134
i
Tel: (408) 922-0200
i
Fax: (408) 922-0238
ASIC
S1L50000
S1L50000 SERIES HIGH DENSITY GATE ARRAY
DESCRIPTION
EPSON Electronics America, Inc.’s
S1L50000
Series is a family of ultra high-speed VLSI CMOS
gate array utilizing a 0.35
μ
m “sea-of-gates” architecture. The
S1L50000H
products feature 5V
tolerant I/O buffers.
Ultra-high-speed, high density and low power consumption
Low voltage operation: 3.3V and 2.0V
Number of raw gates: 28,710 ~ 815,468 gates
FEATURES
Process
0.35
μ
m 2/3/4 layer metalization CMOS process
Integration
A maximum of 815,468 gates (2 input NAND gate equivalent)
Operating Speed
Internal gates: 140 ps (3.3V Typ), 210 ps (2.0V Typ)
(2-input pair NAND, F/O = 2, Typical wire load)
Input buffer:
380 ps (5.0V Typ) Built-in level shifter is used.
400 ps (3.3V Typ), 1.30 ns (2.0V Typ)
(F/O = 2, Typical wire load)
Output buffer: 2.12 ns (5.0V Typ) Built-in level shifter is used.
2.02 ns (3.3 V Typ), 3.90 ns (2.0V Typ)
(C
L
= 15 pF)
I/F Levels
Input/Output TTL/CMOS/LVTTL compatible
Input Modes
TTL, CMOS, LVTTL, TTL Schmitt, CMOS Schmitt, LVTTL Schmitt, PCI
Built-in pull-up and pull-down resistors can be usable.
(2 types for each resistor value)
Output Modes
Normal, 3-state, bi-directional, PCI
Output Drive
I
OL
= 0.1, 1, 3, 8, 12, 24 mA selectable
(Built-in level shifter is used at 5.0V)
I
OL
= 0.1, 1, 2, 6, 12 mA selectable (at 3.3V)
I
OL
= 0.05, 0.3, 0.6, 2, 4 mA selectable (at 2.0V)
RAM
Asynchronous 1-port, asynchronous 2-port
Dual Power
Operation supported by using level-shifter circuit
Internal logic: Operation supported by low voltage
I/O Buffer:
Built-in interfaces of both high and low voltages possible
Operation possible at V
DD
= 2.0
±
0.2V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1L54422 | HIGH DENSITY GATE ARRAY |
| S1L54423 | HIGH DENSITY GATE ARRAY |
| S1L54424 | HIGH DENSITY GATE ARRAY |
| S1L55062 | HIGH DENSITY GATE ARRAY |
| S1L55063 | HIGH DENSITY GATE ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1L54422 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:HIGH DENSITY GATE ARRAY |
| S1L54423 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:HIGH DENSITY GATE ARRAY |
| S1L54424 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:HIGH DENSITY GATE ARRAY |
| S1L55062 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:HIGH DENSITY GATE ARRAY |
| S1L55063 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:HIGH DENSITY GATE ARRAY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。