- 您現在的位置：買賣IC網 > PDF目錄192296 > S29CD032J1JFAN110 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 PDF資料下載
參數資料
| 型號： | S29CD032J1JFAN110 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| 封裝： | 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80 |
| 文件頁數： | 43/78頁 |
| 文件大?。?/td> | 1825K |
| 代理商： | S29CD032J1JFAN110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
46
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
9.6.1
WP# Method
The Write Protect feature provides a hardware method of protecting the two outermost sectors
of the large bank.
If the system asserts VIL on the WP# pin, the device disables program and erase functions in the
two "outermost" boot sectors (8-Kbyte sectors) in the large bank. If the system asserts VIH on
the WP# pin, the device reverts to whether the boot sectors were last set to be protected or
unprotected. That is, sector protection or unprotection for these sectors depends on whether
they were last protected or unprotected.
Note that the WP# pin must not be left floating or unconnected as inconsistent behavior of the
device may result.
The WP# pin must be held stable during a command sequence execution
9.6.2
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not accept any write cycles. This protects data dur-
ing VCC power-up and power-down.
The command register and all internal program/erase circuits are disabled, and the device resets
to reading array data. Subsequent writes are ignored until VCC is greater than VLKO. The system
must provide the proper signals to the control inputs to prevent unintentional writes when VCC
is greater than VLKO.
9.6.3
Write Pulse “Glitch Protection”
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.
9.6.4
Power-Up Write Inhibit
If WE# = CE# = RESET# = VIL and OE# = VIH during power-up, the device does not accept
commands on the rising edge of WE#. The internal state machine is automatically reset to the
read mode on power-up.
9.6.5
VCC and VIO Power-up And Power-down Sequencing
The device imposes no restrictions on VCC and VIO power-up or power-down sequencing. As-
serting RESET# to VIL is required during the entire VCC and VIO power sequence until the
respective supplies reach the operating voltages. Once, VCC and VIO attain the operating volt-
ages, deassertion of RESET# to VIH is permitted.
9.6.6
Logical Inhibit
Write cycles are inhibited by holding any one of OE# = VIL, CE# = VIH, or WE# = VIH. To initiate
a write cycle, CE# and WE# must be a logical zero (VIL) while OE# is a logical one (VIH).
相關PDF資料 |
PDF描述 |
|---|---|
| S29CD032J1JFFN020 | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| S29CL032J0RFAI113 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29CL032J0RFAN130 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29CL032J0RFFI110 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29CL032J0RFFN130 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。