- 您現在的位置：買賣IC網 > PDF目錄192297 > S29GL032M10FFIR42 (SPANSION LLC) MirrorBit Flash Family PDF資料下載
參數資料
| 型號： | S29GL032M10FFIR42 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | MirrorBit Flash Family |
| 中文描述： | 2M X 16 FLASH 3V PROM, 100 ns, PBGA64 |
| 封裝： | 13 X 11 MM, LEAD FREE, FORTIFIED, BGA-64 |
| 文件頁數： | 51/116頁 |
| 文件大小： | 6024K |
| 代理商： | S29GL032M10FFIR42 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
2S29GL-M MirrorBitTM Flash Family
S29GL-M_00_B8 February 7, 2007
Data
Sheet
General Description
The S29GL256/128/064/032M family of devices are 3.0 V single power Flash memory manufac-
tured using 0.23 m MirrorBit technology. The S29GL256M is a 256Mbit, organized as 16,777,216
words or 33,554,432 bytes. The S29GL128M is a 128 Mbit, organized as 8,388,608 words or
16,777,216 bytes. The S29GL064M is a 64 Mbit, organized as 4,194,304 words or 8,388,608 bytes.
The S29GL032M is a 32 Mbit, organized as 2,097,152 words or 4,194,304 bytes. Depending on the
model number, the devices have an 8-bit wide data bus only, 16-bit wide data bus only, or a 16-bit
wide data bus that can also function as an 8-bit wide data bus by using the BYTE# input. The devices
can be programmed either in the host system or in standard EPROM programmers.
Access times as fast as 90 ns (S29GL128M, S29GL064M, S29GL032M) or 100 ns (S29GL256M) are
available. Note that each access time has a specific operating voltage range (VCC) as specified in
ings include 40-pin TSOP, 48-pin TSOP, 56-pin TSOP, 48-ball fine-pitch BGA, 63-ball fine-pitch BGA
and 64-ball Fortified BGA, depending on model number. Each device has separate chip enable
(CE#), write enable (WE#) and output enable (OE#) controls.
Each device requires only a single 3.0 volt power supply for both read and write functions. In
addition to a VCC input, a high-voltage accelerated program (ACC) feature provides shorter pro-
gramming times through increased current on the WP#/ACC input. This feature is intended to
facilitate factory throughput during system production, but may also be used in the field if desired.
The device is entirely command set compatible with the JEDEC single-power-supply Flash stan-
dard. Commands are written to the device using standard microprocessor write timing. Write cycles
also internally latch addresses and data needed for the programming and erase operations.
The sector erase architecture allows memory sectors to be erased and reprogrammed without
affecting the data contents of other sectors. The device is fully erased when shipped from the
factory.
Device programming and erasure are initiated through command sequences. Once a program or
erase operation starts, the host system need only poll the DQ7 (Data# Polling) or DQ6 (toggle) sta-
tus bits or monitor the Ready/Busy# (RY/BY#) output to determine whether the operation is
complete. To facilitate programming, an Unlock Bypass mode reduces command sequence over-
head by requiring only two write cycles to program data instead of four.
Hardware data protection measures include a low VCC detector that automatically inhibits write
operations during power transitions. The hardware sector protection feature disables both program
and erase operations in any combination of sectors of memory. This can be achieved in-system or
via programming equipment.
The Erase Suspend/Erase Resume feature allows the host system to pause an erase operation
in a given sector to read or program any other sector and then complete the erase operation. The
Program Suspend/Program Resume feature enables the host system to pause a program op-
eration in a given sector to read any other sector and then complete the program operation.
The hardware RESET# pin terminates any operation in progress and resets the device, after
which it is then ready for a new operation. The RESET# pin may be tied to the system reset circuitry.
A system reset would thus also reset the device, enabling the host system to read boot-up firmware
from the Flash memory device.
The device reduces power consumption in the standby mode when it detects specific voltage levels
on CE# and RESET#, or when addresses are stable for a specified period of time.
The Write Protect (WP#) feature protects the first or last sector by asserting a logic low on the
WP#/ACC pin or WP# pin, depending on model number. The protected sector is still protected even
during accelerated programming.
The Secured Silicon Sector provides a 128-word/256-byte area for code or data that can be per-
manently protected. Once this sector is protected, no further changes within the sector can occur.
Spansion MirrorBit flash technology combines years of Flash memory manufacturing experience to
produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases
all bits within a sector simultaneously via hot-hole assisted erase. The data is programmed using
hot electron injection.
相關PDF資料 |
PDF描述 |
|---|---|
| S29GL032M10FFIR43 | MirrorBit Flash Family |
| S29GL032M10BAIR30 | MirrorBit Flash Family |
| S29GL032M10BAIR32 | MirrorBit Flash Family |
| S29GL032M10BAIR33 | MirrorBit Flash Family |
| S29GL032M10BAIR40 | MirrorBit Flash Family |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29GL032M10FFIR43 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FFIR50 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FFIR52 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FFIR53 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FFIR60 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
發布緊急采購，3分鐘左右您將得到回復。