- 您現在的位置：買賣IC網 > PDF目錄374667 > S4503 (Applied Micro Circuits Corp.) BiCMOS Clock Synthesizer(帶可編程時鐘輸出的BiCMOS時鐘合成器) PDF資料下載
參數資料
| 型號： | S4503 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | BiCMOS Clock Synthesizer(帶可編程時鐘輸出的BiCMOS時鐘合成器) |
| 中文描述： | BiCMOS工藝時鐘合成器（帶可編程時鐘輸出的BiCMOS工藝時鐘合成器） |
| 文件頁數： | 1/10頁 |
| 文件大?。?/td> | 117K |
| 代理商： | S4503 |
Applied Micro Circuits Corporation
6195 Lusk Blvd., San Diego, CA 92121 (619) 450-9333
Page 1
BiCMOS CLOCK SYNTHESIZER
CLOCK SYNTHESIZER
S4503
FEATURES
Multiplies input reference frequency by
integers 2–32
Digitally programmable output clock
frequencies from 10 MHz to 300 MHz
Two (2) groups of independent clock outputs
– One group consists of differential PECL
outputs
– One group is a pair of TTL outputs
Proprietary TTL output drivers with:
– Complementary 24 mA peak outputs,
source and sink
– Source series termination
– Edge rates less than 1.5 ns
Low 250 ps reference typ clock jitter
(PECL outputs), 400 ps max
1.1 mW or less power dissipation, frequency
and load dependent
150 MHz to 300 MHz phase-locked loop VCO
frequency range
Advanced BiCMOS process technology
Space saving 28 PLCC package
GENERAL DESCRIPTION
The S4503 is a clock synthesizer which utilizes
phase-locked loop technology to provide two (2) in-
dependently selectable output frequencies in the 10
MHz to 300 MHz range. A reference input may be
provided by either a low cost crystal or a TTL fre-
quency source.
The first of the two (2) output frequency groups con-
sists of a pair of differential PECL (Positive refer-
enced ECL) outputs which will operate up to 300
MHz. The second group (TTL) consist of two outputs
with selectable frequency, up to 80 MHz.
The final frequency for each group is digitally se-
lected via three programmable counters. One
counter is used to set the internal VCO frequency
between 150 MHz to 300 MHz, and the others are
used to divide the VCO frequency from 2 thru 16
(TTL) and 1, 2 or 4 (PECL).
All phase-locked loop elements are provided on chip
with the exception of the passive components
needed for the loop filter function and VCO.
Figure 1. Logic Diagram
VCC
GND
VCCA
GNDA
PHASE
DET
F
R
D
U
M COUNTER
2 to 32
LATCHES
M
M
M
M
M
CCOMP
RCOMP
COMP
CHARGE
PUMP
RSPAN
VCCA
RF-CENTER
REXT1 REXT2 KVCO
VCO
(150-300 MHz)
T
T
T
T
T1 COUNTER
(0, 2 to 16)
P COUNTER
(0, 1, 2, 4)
P
P
PECL
OUT
TTL
OUT
TTL
OUT
POUT
POUTN
TOUT1
TOUT1A
GNDA
XTALIN
XTALOUT
XTAL
DRIVER
DEVICE SPECIFICATION
相關PDF資料 |
PDF描述 |
|---|---|
| S4505 | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4505S | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4506 | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4506S | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4507 | RAMBUS COMPATIBLE CLOCK GENERATORS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S450-31 1M SET4+8 | 制造商:RAACO 功能描述:SHELVING BAY SET, 4 SHELVES, 2M HIGH |
| S4505 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4505S | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4505S/D | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4505S/TD | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:RAMBUS COMPATIBLE CLOCK GENERATORS |
發布緊急采購，3分鐘左右您將得到回復。