- 您現在的位置：買賣IC網 > PDF目錄16696 > SC-KIT-TBX (Linear Technology)TIMERBLOX SAMPLE KIT PDF資料下載
參數資料
| 型號： | SC-KIT-TBX |
| 廠商： | Linear Technology |
| 文件頁數： | 14/30頁 |
| 文件大小： | 0K |
| 描述： | TIMERBLOX SAMPLE KIT |
| 設計資源： | TimerBlox Designer |
| 特色產品： | TimerBlox? |
| 標準包裝： | 1 |
| 系列： | TimerBlox® |
| 主要目的： | 計時，時鐘振蕩器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LTC6990，LTC6991，LTC6992-1，LTC6993-2，LTC6994-1 |
| 已供物品： | 裸板，樣品 IC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
LTC6990
21
6990fc
For more information www.linear.com/LTC6990
6990 F17
LTC6990
OE
GND
SET
OUT
V+
DIV
C1
0.1F
R1
R2
RSET
V+
DIV
SET
OUT
GND
OE
C1
R1
R2
V+
RSET
DCB PACKAGE
OE
GND
SET
OUT
V+
DIV
R2
V+
RSET
TSOT-23 PACKAGE
R1
C1
Figure 17. Supply Bypassing and PCB Layout
APPLICATIONS INFORMATION
SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES
The LTC6990 is a 2.2% accurate silicon oscillator when
used in the appropriate manner. The part is simple to use
and by following a few rules, the expected performance
is easily achieved. The most important use issues involve
adequate supply bypassing and proper PCB layout.
Figure 17 shows example PCB layouts for both the SOT-23
and DCB packages using 0603 sized passive components.
The layouts assume a two layer board with a ground plane
layer beneath and around the LTC6990. These layouts are
a guide and need not be followed exactly.
1. Connect the bypass capacitor, C1, directly to the V+and
GND pins using a low inductance path. The connection
from C1 to the V+ pin is easily done directly on the top
layer. For the DCB package, C1’s connection to GND is
also simply done on the top layer. For the SOT-23, OUT
can be routed through the C1 pads to allow a good C1
GND connection. If the PCB design rules do not allow
that,C1’sGNDconnectioncanbeaccomplishedthrough
multiple vias to the ground plane. Multiple vias for both
the GND pin connection to the ground plane and the
C1 connection to the ground plane are recommended
to minimize the inductance. Capacitor C1 should be a
0.1F ceramic capacitor.
2. Place all passive components on the top side of the
board. This minimizes trace inductance.
3. Place RSET as close as possible to the SET pin and
make a direct, short connection. The SET pin is a
current summing node and currents injected into this
pin directly modulate the operating frequency. Having
a short connection minimizes the exposure to signal
pickup.
4. Connect RSET directly to the GND pin. Using a long path
or vias to the ground plane will not have a significant
affect on accuracy, but the direct, short connection is
recommended and easy to apply.
5. Use a ground trace to shield the SET pin. This provides
another layer of protection from radiated signals.
6. Place R1 and R2 close to the DIV pin. A direct, short
connection to the DIV pin minimizes the external signal
coupling.
相關PDF資料 |
PDF描述 |
|---|---|
| ELC-09D822DF | COIL CHOKE 8200UH RADIAL |
| GMC08DRAH | CONN EDGECARD 16POS R/A .100 SLD |
| 214A042-100/180-0 | BOOT MOLDED |
| ELC-09D682DF | COIL CHOKE 6800UH RADIAL |
| RCC12DRTN-S734 | CONN EDGECARD 24POS DIP .100 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SCKR1J | 制造商:Vishay Dale 功能描述:S* C K U1 J E - Waffle Pack |
| SCKR1J0325 | 制造商:Vishay Dale 功能描述:S* C K U1 J R0325 E - Waffle Pack |
| SCKV100K3 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:STANDARD RECOVERY HIGH VOLTAGE RECTIFIER ASSEMBLY |
| SCKV12K30 | 制造商:Semtech Corporation 功能描述:A 1PHHW 2A STD 12KV |
| SCKV12K40 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:STANDARD RECOVERY HIGH VOLTAGE RECTIFIER ASSEMBLY |
發布緊急采購，3分鐘左右您將得到回復。