- 您現在的位置：買賣IC網 > PDF目錄192316 > SCANPSC100FSCX (FAIRCHILD SEMICONDUCTOR CORP) PDF資料下載
參數資料
| 型號： | SCANPSC100FSCX |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28 |
| 封裝： | 0.300 INCH, MS-013, SOIC-28 |
| 文件頁數： | 1/21頁 |
| 文件大小： | 208K |
| 代理商： | SCANPSC100FSCX |
2000 Fairchild Semiconductor Corporation
DS010968
www.fairchildsemi.com
December 1991
Revised May 2000
SCANPSC100F
Em
bedd
ed
Boundar
y
Sca
n
Cont
rol
ler
(
IEEE
1
149.
1
Suppor
t)
SCANPSC100F
Embedded Boundary Scan Controller
(IEEE 1149.1 Support)
General Description
The SCANPSC100F is designed to interface a generic par-
allel processor bus to a serial scan test bus. It is useful in
improving scan throughput when applying serial vectors to
system test circuitry and reduces the software overhead
that is associated with applying serial patterns with a paral-
lel processor. The SCANPSC100F operates by serializing
data from the parallel bus for shifting through the chain of
1149.1 compliant components (i.e., scan chain). Scan data
returning from the scan chain is placed on the parallel port
to be read by the host processor. Up to two scan chains
can be directly controlled with the SCANPSC100F via two
independent TMS pins. Scan control is supplied with user
specific patterns which makes the SCANPSC100F proto-
col-independent. Overflow and underflow conditions are
prevented by stopping the test clock. A 32-bit counter is
used to program the number of TCK cycles required to
complete a scan operation within the boundary scan chain
or to complete a SCANPSC100F Built-In Self Test (BIST)
operation. SCANPSC100F device drivers and 1149.1
embedded test application code are available with Fair-
child’s SCAN Ease software tools.
Features
s Compatible with IEEE Std. 1149.1 (JTAG) Test Access
Port and Boundary Scan Architecture
s Supported by Fairchild’s SCAN Ease (Embedded Appli-
cation Software Enabler) Software
s Uses generic, asynchronous processor interface; com-
patible with a wide range of processors and PCLK fre-
quencies
s Directly supports up to two 1149.1 scan chains
s 16-bit Serial Signature Compaction (SSC) at the Test
Data In (TDI) port
s Automatically produces pseudo-random patterns at the
Test Data Out (TDO) port
s Fabricated on FACT
1.5 m CMOS process
s Supports 1149.1 test clock (TCK) frequencies up to
25 MHz
s TTL-compatible inputs; full-swing CMOS outputs with
24 mA source/sink capability
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
FACT
is a trademark of Fairchild Semiconductor Corporation.
Order Number
Package Number
Package Description
SCANPSC100FSC
M28B
28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
相關PDF資料 |
PDF描述 |
|---|---|
| SCANPSC110FSCX | |
| SCBA15FF | 5 A, SILICON, BRIDGE RECTIFIER DIODE |
| SCBC21WA4S0000G | 21 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, CRIMP |
| SCBM5W1M/F | 5-5 CONTACT(S), PANEL MOUNT, MALE-FEMALE, RECTANGULAR ADAPTER |
| SCBM5W5M/F | 5-5 CONTACT(S), PANEL MOUNT, MALE-FEMALE, RECTANGULAR ADAPTER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SCANPSC110 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support) |
| SCANPSC110_ZFC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SCANPSC110F | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support) |
| SCANPSC110FDMQB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support) |
| SCANPSC110FDMQB WAF | 制造商:Texas Instruments 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。