- 您現在的位置：買賣IC網 > PDF目錄376340 > SCANSTA101 (National Semiconductor Corporation) RES 30K OHM 1/16W 0.1% 0402 SMD PDF資料下載
參數資料
| 型號： | SCANSTA101 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | RES 30K OHM 1/16W 0.1% 0402 SMD |
| 中文描述： | 低壓主STA的IEEE 1149.1標準 |
| 文件頁數： | 1/31頁 |
| 文件大小： | 403K |
| 代理商： | SCANSTA101 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
SCANSTA101
Low Voltage IEEE 1149.1 STA Master
General Description
The SCANSTA101 is designed to function as a test master
for a IEEE 1149.1 test system. The minimal requirements to
create a tester are a microcomputer (uP, RAM/ROM, clock,
etc.), SCANEASE r2.0 software, and a STA101.
The SCANSTA101 is an enhanced version of, and replace-
ment for, the SCANPSC100. The additional features of the
STA101 further allow it to offload some of the processor
overhead while remaining flexible. The device architecture
supports IEEE 1149.1, BIST, and IEEE 1532. The flexibility
will allow it to adapt to any changes that may occur in 1532
and support yet unknown variants.
The SCANSTA101 is useful in improving vector throughput
when applying serial vectors to system test circuitry and
reduces the software overhead that is associated with ap-
plying serial patterns with a parallel processor. The SCAN-
STA101 features a generic Parallel Processor Interface
(PPI) which operates by serializing data from the parallel bus
for shifting through the chain of 1149.1 compliant compo-
nents (i.e., scan chain). Writes can be controlled either by
wait states or the DTACK line. Handshaking is accomplished
with either polling or interrupts.
Features
n
Compatible with IEEE Std. 1149.1 (JTAG) Test Access
Port and Boundary Scan Architecture
n
Supported by National’s SCAN Ease (Embedded
Application Software Enabler) Software Rev 2.0
n
Available as a Silicon Device and Intellectual Property
(IP) model for embedding into VLSI devices
n
Uses generic, asynchronous processor interface;
compatible with a wide range of processors and PCLK
frequencies
n
16-bit Data Interface (IP scalable to 32-bit)
n
2Kx32 bit dual-port memory addressing for access by
the PPI or the 1149.1 master
n
Load-on-the-fly (LotF) and Preload operating modes
supported
n
On-Board Sequencer allows multi-vector operations
such as those required to load data into an FPGA
n
On-Board Compares support TDI validation against
preloaded expected data
n
32-bit Linear Feedback Shift Register (LFSR) at the Test
Data In (TDI) port
n
State, Shift, and BIST macros allow predetermined TMS
sequences to be utilized
n
Operates at 3.3v supply voltages w/ 5V tolerant I/O
n
Outputs support Power-Down TRI-STATE mode.
SCANSTA101 Architecture
10121502
FIGURE 1.
October 2002
S
2002 National Semiconductor Corporation
DS101215
www.national.com
相關PDF資料 |
PDF描述 |
|---|---|
| SCANSTA111SM | EMITTER IR 850NM 5MM RADIAL |
| SCANSTA111 | Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port |
| SCANSTA111MT | Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port |
| SCANSTA112 | 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer |
| SCANSTA112SM | 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SCANSTA101_06 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low Voltage IEEE 1149.1 STA Master |
| SCANSTA101SM | 功能描述:接口 - 專用 RoHS:否 制造商:Texas Instruments 產品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| SCANSTA101SM/NOPB | 功能描述:接口 - 專用 Low Vltg IEEE 1149.1 Sys Test Access RoHS:否 制造商:Texas Instruments 產品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| SCANSTA101SM/NOPB | 制造商:Texas Instruments 功能描述:Test Master IC |
| SCANSTA101SMX | 功能描述:接口 - 專用 RoHS:否 制造商:Texas Instruments 產品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
發布緊急采購，3分鐘左右您將得到回復。