- 您現在的位置：買賣IC網 > PDF目錄16484 > SI5365/66-EVB (Silicon Laboratories Inc)BOARD EVAL FOR SI5365/66 PDF資料下載
參數資料
| 型號： | SI5365/66-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 1/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR SI5365/66 |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發生器 |
| 已用 IC / 零件： | SI5365，SI5366 |
| 已供物品： | 板，線纜，CD，文檔 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Rev. 0.5 2/12
Copyright 2012 by Silicon Laboratories
Si5365
P IN-P ROGRAMMABLE P RECISION C LOCK M ULTIPLIER
Features
Applications
Description
The Si5365 is a low-jitter, precision clock multiplier for high-speed
communication systems, including SONET OC-48/OC-192, Ethernet, and
Fibre Channel, in which the application requires clock multiplication
without jitter attenuation. The Si5365 accepts four clock inputs ranging
from 19.44 to 707 MHz and generates five frequency-multiplied clock
outputs ranging from 19.44 to 1050 MHz. The input clock frequency and
clock multiplication ratio are selectable from a table of popular SONET,
Ethernet, and Fibre Channel frequencies. The Si5365 is based on Silicon
Laboratories' 3rd-generation DSPLL technology, which provides any-
frequency synthesis in a highly integrated PLL solution that eliminates the
need for external VCXO and loop filter components. The DSPLL loop
bandwidth
is
digitally
programmable,
providing
jitter
performance
optimization at the application level. Operating from a single 1.8, 2.5, or
3.3 V supply, the Si5365 is ideal for providing clock multiplication in high
performance timing applications.
Not recommended for new
designs. For alternatives, see the
Si533x family of products.
Selectable output frequencies
ranging from 19.44 to 1050 MHz
Low jitter clock outputs w/jitter
generation as low as 0.6 ps rms
(50kHz–80MHz)
Integrated loop filter with
selectable loop bandwidth
(150 kHz to 1.3 MHz)
Four clock inputs w/manual or
automatically controlled
switching
Five clock outputs with selectable
signal format (LVPECL, LVDS,
CML, CMOS)
Support for ITU G.709 FEC ratios
(255/238, 255/237, 255/236)
LOS alarm outputs
Pin-programmable settings
On-chip voltage regulator for
1.8 ±5%, 2.5 V ±10%, or
3.3 V ±10% operation
Small size: 14 x 14 mm 100-pin
TQFP
Pb-free, RoHS compliant
SONET/SDH OC-48/STM-16
and STM-64/OC-192 line cards
GbE/10GbE, 1/2/4/8/10GFC line
cards
ITU G.709 line cards
Test and measurement
Ordering Information:
See page 21.
相關PDF資料 |
PDF描述 |
|---|---|
| EMM11DSEH-S243 | CONN EDGECARD 22POS .156 EYELET |
| SI5322/23-EVB | BOARD EVAL FOR SI5322/23 |
| LBC2518T150K | INDUCTOR WOUND 15UH 285MA 1007 |
| GBM22DTBT-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| 6754410-6 | CA,XG,MTRJ-SC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Si5365-B-GQ | 功能描述:時鐘合成器/抖動清除器 PIN-PROGRAMMABLE CLK MULTIPLIER 5 OUTS RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5365-B-GQR | 制造商:Silicon Laboratories Inc 功能描述: |
| Si5365-C-GQ | 功能描述:時鐘合成器/抖動清除器 PIN-PROGRAMMABLE CLK MULTIPLIER 5 OUTS RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5365-C-GQR | 功能描述:時鐘發生器及支持產品 Pin-Progrm Precision Clk Xplier 4In/5Out RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5365-EVB | 制造商:Silicon Laboratories Inc 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。