欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: SL23EP09SI-1
元件分類: 時鐘及定時
英文描述: 23EP SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封裝: 0.150 INCH, ROHS COMPLIANT, SOIC-16
文件頁數: 1/13頁
文件大小: 288K
代理商: SL23EP09SI-1
Rev 1.1, February 2, 2007
Page 1 of 13
2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com
SL23EP09
Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)
Key Features
10 to 220 MHz operating frequency range
Low output clock skew: 45ps-typ
Low output clock jitter:
25 ps-typ cycle-to-cycle jitter
15 ps-typ period jitter
Low part-to-part output skew: 90 ps-typ
Wide 2.5 V to 3.3 V power supply range
Low power dissipation:
26 mA-max at 66 MHz and VDD=3.3 V
24 mA-max at 66 MHz and VDD=2.5V
One input drives 9 outputs organized as 4+4+1
Select mode to bypass PLL or tri-state outputs
SpreadThru PLL that allows use of SSCG
Standard and High-Drive options
Available in 16-pin SOIC and TSSOP packages
Available in Commercial and Industrial grades
Applications
Printers, MFPs and Digital Copiers
PCs and Work Stations
Routers, Switchers and Servers
Digital Embeded Systems
Description
The SL23EP09 is a low skew, low jitter and low power Zero
Delay Buffer (ZDB) designed to produce up to nine (9) clock
outputs from one (1) reference input clock, for high speed
clock distribution applications.
The product has an on-chip PLL which locks to the input
clock at CLKIN and receives its feedback internally from the
CLKOUT pin.
The SL23EP09 has two (2) clock driver banks each with four
(4) clock outputs. These outputs are controlled by two (2)
select input pins S1 and S2. When only four (4) outputs are
needed, four (4) bank-B output clock buffers can be tri-stated
to reduce power dissipation and jitter. The select inputs can
also be used to tri-state both banks A and B or drive them
directly from the input bypassing the PLL and making the
product behave like a Non-Zero Delay Buffer (NZDB).
The high-drive version operates up to 220MHz and 200MHz
at 3.3V and 2.5V power supplies respectively.
Benefits
Up to nine (9) distribution of input clock
Standard and High-Dirive levels to control impedance
level, frequency range and EMI
Low power dissipation, jitter and skew
Low cost
Block Diagram
Low Pow er and
Low Jitter
PLL
MU X
Input Selection
D ecoding Logic
VD D
GN D
2
S2
S1
CLK IN
C LKO UT
CLK A1
CLK A2
C LKA3
CLKA4
CLKB1
C LKB2
C LKB3
C LKB4
相關PDF資料
PDF描述
SL23EP09ZI-1T 23EP SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
SL28505ALCT PROC SPECIFIC CLOCK GENERATOR, QCC64
SL28505ALC PROC SPECIFIC CLOCK GENERATOR, QCC64
SL28506BZC-2T 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
SL28506BOC-2 PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關代理商/技術參數
參數描述
SL23EP09SI-1H 功能描述:時鐘緩沖器 10-220MHz 9 Out ZDB 3.3V-2.5V High Drive RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
SL23EP09SI-1HT 功能描述:時鐘緩沖器 10-220MHz 9 Out ZDB 3.3V-2.5V High Drive RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
SL23EP09SI-1T 功能描述:時鐘緩沖器 10-220MHz 9 Out ZDB 3.3V-2.5V RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
SL23EP09ZC-1 功能描述:時鐘緩沖器 10-220MHz 9 Out ZDB 3.3V-2.5V RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
SL23EP09ZC-1H 功能描述:時鐘緩沖器 10-220MHz 9 Out ZDB 3.3V-2.5V High Drive RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
主站蜘蛛池模板: 广河县| 阳泉市| 汝城县| 中方县| 东港市| 调兵山市| 郓城县| 绥芬河市| 德阳市| 镇赉县| 东乡| 长葛市| 侯马市| 金阳县| 平遥县| 宜宾县| 军事| 商河县| 三穗县| 密云县| 莒南县| 和田市| 呼玛县| 调兵山市| 舒兰市| 海城市| 电白县| 柯坪县| 伊吾县| 涞水县| 铜鼓县| 林州市| 株洲县| 亳州市| 陆丰市| 灵石县| 金昌市| 延长县| 德阳市| 冀州市| 永泰县|