- 您現在的位置：買賣IC網 > PDF目錄376409 > SN54ALS190 (Texas Instruments, Inc.) SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS PDF資料下載
參數資料
| 型號： | SN54ALS190 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS |
| 中文描述： | 同步4位向上/向下十年和二進制計數器 |
| 文件頁數： | 1/8頁 |
| 文件大小： | 140K |
| 代理商： | SN54ALS190 |
SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS
SDAS210 – D2661, DECEMBER 1982 – REVISED MAY 1986
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
1986, Texas Instruments Incorporated
5BASIC
1
Single Down/Up Count Control Line
Look-Ahead Circuitry Enhances Speed of
Cascaded Counters
Fully Synchronous in Count Modes
Asynchronously Presettable With Load
Control
Package Options Include Plastic Small
Outline Packages, Ceramic Chip Carriers,
and Standard Plastic and Ceramic 300-mil
DIPs
Dependable Texas Instruments Quality and
Reliability
description
The ’ALS190 and ’ALS191 are synchronous,
reversible up/down counters. The ’ALSL90 is a
4-bit decade counter and the ’ALS191 is a 4-bit
binary counter. Synchronous counting operation
is provided by having all flip-flops clocked
simultaneously so that the outputs change
coincident with each other when so instructed by
the steering logic. This mode of operation
eliminates the output counting spikes normally
associated with asynchronous (ripple clock)
counters.
The outputs of the four flip-flops are triggered on
a low-to-high-level transition of the clock input if
the enable input CTEN is low. A high at CTEN
inhibits counting. The direction of the count is
determined by the level of the down/up D/U input.
When D/U is low, the counter counts up and when
D/U is high, it counts down.
These counters feature a fully independent clock circuit. Changes at the control inputs (CTEN and D/U) that will
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of
the counter will be dictated solely by the condition meeting the stable setup and hold times.
These counters are fully programmable; that is, the outputs may each be preset to either level by placing a low
on the load input and entering the desired data at the data inputs. The output will change to agree with the data
inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N
dividers by simply modifying the count length with the preset inputs.
The CLK, D/U, and LOAD inputs are buffered to lower the drive requirement, which significantly reduces the
loading on, or current required by, clock drivers, etc., for long parallel words.
Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum
count. The latter output produces a high-level output pulse with a duration approximately equal to one complete
cycle of the clock while the count is zero (all outputs low) counting down or maximum (9 or 15) counting up. The
ripple clock output produces a low-level output pulse under those same conditions but only while the clock input
is low. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the
succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.
The SN54ALS190 and SN54ALS191 are characterized for operation over the full military temperature range
of –55
°
C to 125
°
C. The SN74ALS190 and SN74ALS191 are characterized for operation from 0
°
C to 70
°
C.
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
B
Q
B
Q
A
CTEN
D/U
Q
C
Q
D
GND
V
CC
A
CLK
RCO
MAX/MIN
LOAD
C
D
SN54ALS190, SN54ALS191 . . . J PACKAGE
SN74ALS190, SN74ALS191 . . . D OR N PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
CLK
RCO
NC
MAX/MIN
LOAD
Q
A
CTEN
NC
D/U
Q
C
SN54ALS190, SN54ALS191 . . . FK PACKAGE
(TOP VIEW)
B
N
D
C
A
Q
G
N
NC–No internal connection
D
Q
V
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SN54LS109J | LOG CMOS GATE AND QUAD; Package: SOEIAJ-14; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2000 |
| SN54LS112A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
| SN74LS112D | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
| SN74LS112N | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
| SN54LS113A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN54ALS191AJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Async Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54ALS193AJ | 制造商:Texas Instruments 功能描述: |
| SN54ALS21AJ | 制造商:Texas Instruments 功能描述:AND Gate 2-Element 4-IN Bipolar 14-Pin CDIP Tube |
| SN54ALS240AJ | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Inverting 3-ST Bipolar 20-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:BFFR/LINE DRVR 8CH INV 3-ST BIPOLAR 20CDIP - Rail/Tube |
| SN54ALS241AJ | 制造商:Texas Instruments 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。