欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: SN74ABT377APWRE4
廠商: TEXAS INSTRUMENTS INC
元件分類: 鎖存器
英文描述: ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20
封裝: GREEN, PLASTIC, TSSOP-20
文件頁數: 1/20頁
文件大小: 764K
代理商: SN74ABT377APWRE4
SN54ABT377, SN74ABT377A
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLOCK ENABLE
SCBS156E – FEBRUARY 1991 – REVISED JANUARY 1997
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D State-of-the-Art EPIC-ΙΙB BiCMOS Design
Significantly Reduces Power Dissipation
D Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
D Typical VOLP (Output Ground Bounce) < 1 V
at VCC = 5 V, TA = 25°C
D High-Drive Outputs (–32-mA IOH, 64-mA IOL)
D ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
D Package Options Include Plastic
Small-Outline (DW), Shrink Small-Outline
(DB), and Thin Shrink Small-Outline (PW)
Packages, Ceramic Chip Carriers (FK),
Plastic (N) and Ceramic (J) DIPs, and
Ceramic Flat (W) Package
description
These
8-bit
positive-edge-triggered
D-type
flip-flops with a clock (CLK) input are particularly
suitable for implementing buffer and storage
registers, shift registers, and pattern generators.
Data (D) input information that meets the setup
time requirements is transferred to the Q outputs
on the positive-going edge of the clock pulse if the
common clock-enable (CLKEN) input is low.
Clock triggering occurs at a particular voltage
level and is not directly related to the transition
time of the positive-going pulse. When the
buffered clock (CLK) input is at either the high or
low level, the D-input signal has no effect at the
output. The circuits are designed to prevent false
clocking by transitions at CLKEN.
The SN54ABT377 is characterized for operation over the full military temperature range of –55
°C to 125°C. The
SN74ABT377A is characterized for operation from –40
°C to 85°C.
FUNCTION TABLE
(each flip-flop)
INPUTS
OUTPUT
CLKEN
CLK
D
Q
H
X
Q0
L
HH
L
LL
X
H or L
X
Q0
Copyright
1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC-
ΙΙB is a trademark of Texas Instruments Incorporated.
SN54ABT377 ...J OR W PACKAGE
SN74ABT377A . . . DB, DW, N, OR PW PACKAGE
(TOP VIEW)
SN54ABT377 . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
CLKEN
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
VCC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2D
2Q
3Q
3D
4D
1D
1Q
CLKEN
5Q
5D
8Q
4Q
GND
CLK
V
CC
8D
7D
7Q
6Q
6D
相關PDF資料
PDF描述
SN74ABT377APWRG4 ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20
SN74ABT533ANSR ABT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74ABT533ANE4 ABT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20
SN74ABT533ANSRE4 ABT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74ABT533APWG4 ABT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
相關代理商/技術參數
參數描述
SN74ABT377APWRG4 功能描述:觸發器 Octal Edge-Triggered D-Type RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74ABT377DBLE 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN74ABT377DW 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN74ABT377DWR 制造商:Texas Instruments 功能描述:
SN74ABT377N 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 灯塔市| 始兴县| 扎兰屯市| 武隆县| 宁波市| 南阳市| 三穗县| 榆中县| 隆回县| 遵义县| 波密县| 丽江市| 赤壁市| 仙居县| 万荣县| 化州市| 五大连池市| 九龙坡区| 克山县| 民丰县| 信宜市| 天镇县| 潮安县| 宝鸡市| 临城县| 新余市| 江津市| 奇台县| 永春县| 石渠县| 金平| 浙江省| 莱西市| 安吉县| 江油市| 泰安市| 伊川县| 新郑市| 馆陶县| 玛多县| 汕尾市|