- 您現在的位置：買賣IC網 > PDF目錄98107 > SN74AVCH125DGVR (TEXAS INSTRUMENTS INC) AVC SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO14 PDF資料下載
參數資料
| 型號： | SN74AVCH125DGVR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發器 |
| 英文描述： | AVC SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| 封裝： | TVSOP-14 |
| 文件頁數： | 1/12頁 |
| 文件大?。?/td> | 149K |
| 代理商： | SN74AVCH125DGVR |
www.ti.com
PRODUCT
PREVIEW
FEATURES
DESCRIPTION
3.2
2.8
2.4
2.0
1.6
1.2
0.8
0.4
153
136
119
102
85
68
51
34
17
TA = 25°C
Process = Nominal
IOL - Output Current - mA
VCC = 3.3 V
VCC = 2.5 V
VCC = 1.8 V
-Output
V
oltage
-
V
OL
V
2.8
2.4
2.0
1.6
1.2
0.8
0.4
-32
-48
-64
-80
-96
-112
-128
-144
-16
TA = 25°C
Process = Nominal
IOH - Output Current - mA
VCC = 3.3 V
VCC = 2.5 V
VCC = 1.8 V
-Output
V
oltage
-
V
OH
V
170
0
-160
SN74AVCH125
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS
SCES254C – APRIL 1999 – REVISED NOVEMBER 2005
EPIC (Enhanced-Performance Implanted
I
off Supports Partial-Power-Down Mode
CMOS) Submicron Process
Operation
DOC (Dynamic Output Control) Circuit
Bus Hold on Data Inputs Eliminates the Need
Dynamically Changes Output Impedance,
for External Pullup/Pulldown Resistors
Resulting in Noise Reduction Without Speed
Package Options Include Plastic
Degradation
Small-Outline (D), Thin Very Small-Outline
Dynamic Drive Capability Is Equivalent to
(DGV), and Thin Shrink Small-Outline (PW)
Standard Outputs With I
OH and IOL of ±24 mA
Packages
at 2.5-V V
CC
Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
A Dynamic Output Control (DOC) circuit is implemented that, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows
typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a
high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family
Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC) Circuitry
Technology and Applications, literature number SCEA009.
Figure 1. Output Voltage vs Output Current
This quadruple bus buffer gate is operational at 1.2-V to 3.6-V VCC, but is designed specifically for 1.65-V to
3.6-V VCC operation.
The SN74AVCH125 features independent line drivers with 3-state outputs. Each output is disabled when the
associated output-enable (OE) input is high.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
The SN74AVCH125 is characterized for operation from –40
°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC, DOC are trademarks of Texas Instruments.
PRODUCT PREVIEW information concerns products in the
Copyright 1999–2005, Texas Instruments Incorporated
formative or design phase of development. Characteristic data and
other specifications are design goals. Texas Instruments reserves
the right to change or discontinue these products without notice.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74AVCH16245DGGR | AVC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| SN74AVCH16245DGVR | AVC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| SN74AVCH16334DGVR | AVC SERIES, 16-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| SN74AVCH16646DGVR | AVC SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| SN74AVCH16820DGVR | AVC SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO56 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN74AVCH16T245GQLR | 功能描述:轉換 - 電壓電平 16B Dual Supply Bus Trancvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74AVCH16T245GR | 功能描述:轉換 - 電壓電平 16BDualSplyBusTrans RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74AVCH16T245VR | 功能描述:轉換 - 電壓電平 16B Dual Supply Bus Trancvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74AVCH1T45DBVR | 功能描述:轉換 - 電壓電平 Sngl B Dual Sply BusTrans RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74AVCH1T45DBVT | 功能描述:轉換 - 電壓電平 SNGLB Dual Supply Bus Transceiver RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
發布緊急采購，3分鐘左右您將得到回復。