
www.ti.com
FEATURES
DCT OR DCU PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
1OE
1A
1B
GND
VCC
2OE
2B
2A
DESCRIPTION/ORDERING INFORMATION
SN74CB3T3306
DUAL FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH
WITH 5-V TOLERANT LEVEL SHIFTER
SCDS119A – JANUARY 2003 – REVISED JUNE 2005
Low Power Consumption
(ICC = 20 A Max)
Output Voltage Translation Tracks VCC
VCC Operating Range From 2.3 V to 3.6 V
Supports Mixed-Mode Signal Operation
on All Data I/O Ports
Data I/Os Support 0- to 5-V Signaling Levels
(0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
– 5-V Input Down to 3.3-V Output Level
Shift With 3.3-V VCC
Control Inputs Can Be Driven by TTL or
5-V/3.3-V CMOS Outputs
– 5-V/3.3-V Input Down to 2.5-V Output
Level Shift With 2.5-V VCC
Ioff Supports Partial-Power-Down Mode
Operation
5-V Tolerant I/Os With Device Powered Up
or Powered Down
Latch-Up Performance Exceeds 250 mA Per
JESD 17
Bidirectional Data Flow With Near-Zero
Propagation Delay
ESD Performance Tested Per JESD 22
Low ON-State Resistance (ron)
– 2000-V Human-Body Model
Characteristics (ron = 5 Typ)
(A114-B, Class II)
Low Input/Output Capacitance Minimizes
– 1000-V Charged-Device Model (C101)
Loading (Cio(OFF) = 4.5 pF Typ)
Supports Digital Applications: Level
Data and Control Inputs Provide
Translation, USB Interface, Bus Isolation
Undershoot Clamp Diodes
Ideal for Low-Power Portable Equipment
The SN74CB3T3306 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing
for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by
providing voltage translation that tracks VCC. The SN74CB3T3306 supports systems using 5-V TTL, 3.3-V
LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see
Figure 1).The SN74CB3T3306 is organized as two 1-bit bus switches with separate ouput-enable (1OE, 2OE) inputs. It
can be used as two 1-bit bus switches or as one 2-bit bus switch. When OE is low, the associated 1-bit bus
switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE
is high, the associated 1-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING(2)
SSOP – DCT
Tape and reel
SN74CB3T3306DCTR
WA6_ _ _
–40°C to 85°C
VSSOP – DCU
Tape and reel
SN74CB3T3306DCUR
WA6_
(1)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2)
DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.
DCU: The actual top-side marking has one additional character that designates the assembly/test site.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright 2003–2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.