- 您現在的位置：買賣IC網 > PDF目錄98116 > SN74LS173ANSR (TEXAS INSTRUMENTS INC) LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 PDF資料下載
參數資料
| 型號： | SN74LS173ANSR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 鎖存器 |
| 英文描述： | LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| 封裝： | GREEN, PLASTIC, SOP-16 |
| 文件頁數： | 1/20頁 |
| 文件大小： | 643K |
| 代理商： | SN74LS173ANSR |
SN54173, SN54LS173A, SN74173, SN74LS173A
4-BIT D-TYPE REGISTERS
WITH 3-STATE OUTPUTS
SDLS067A – OCTOBER 1976 – REVISED JUNE 1999
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D 3-State Outputs Interface Directly With
System Bus
D Gated Output-Control LInes for Enabling or
Disabling the Outputs
D Fully Independent Clock Virtually
Eliminates Restrictions for Operating in
One of Two Modes:
– Parallel Load
– Do Nothing (Hold)
D For Application as Bus Buffer Registers
D Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Flat
(W) Packages, Ceramic Chip Carriers (FK),
and Standard Plastic (N) and Ceramic (J)
DIPs
TYPE
TYPICAL
PROPAGATION
DELAY TIME
MAXIMUM
CLOCK
FREQUENCY
’173
23 ns
35 MHz
’LS173A
18 ns
50 MHz
description
The ’173 and ’LS173A 4-bit registers include
D-type flip-flops featuring totem-pole 3-state
outputs capable of driving highly capacitive
or
relatively
low-impedance
loads.
The
high-impedance
third
state
and
increased
high-logic-level drive provide these flip-flops with
the capability of being connected directly to and
driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of
the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or
54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can
be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load,
respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic
levels, the output control circuitry is designed so that the average output disable times are shorter than the
average output enable times.
Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both
data-enable (G1, G2) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next
positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both
are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus
lines. The outputs are disabled independently from the level of the clock by a high logic level at either
output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed
operation is given in the function table.
The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of
–55
°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.
Copyright
1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
M
N
1Q
2Q
3Q
4Q
CLK
GND
VCC
CLR
1D
2D
3D
4D
G2
G1
SN54173, SN54LS173A ...J OR W PACKAGE
SN74173 ...N PACKAGE
SN74LS173A ...D or N PACKAGE
(TOP VIEW)
32
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
1D
2D
NC
3D
4D
1Q
2Q
NC
3Q
4Q
SN54LS173A . . . FK PACKAGE
(TOP VIEW)
N
M
NC
CLR
GND
NC
CC
V
NC – No internal connection
G2
G1
CLK
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74LS175NS | LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| SN74LS17DR | LS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14 |
| SN74LS07DR | LS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14 |
| SN74LS192FN | LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PQCC20 |
| SN54L192J | TTL/H/L SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN74LS173ANSRE4 | 功能描述:觸發器 4-Bit D-type Reg With 3-State Outputs RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SN74LS173ANSRG4 | 功能描述:觸發器 4B D Type Registers RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SN74LS173N TI84 | 制造商:TI 功能描述:74LS173N |
| SN74LS173NTI84 | 制造商:TI 功能描述:74LS173N |
| SN74LS174 | 制造商:Motorola Inc 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。