欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): SN74LV123ATPWREP
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): 諧振器
英文描述: LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16
封裝: PLASTIC, TSSOP-16
文件頁(yè)數(shù): 1/12頁(yè)
文件大?。?/td> 309K
代理商: SN74LV123ATPWREP
SN74LV123AEP
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR
WITH SCHMITT TRIGGER INPUTS
SCLS498A MAY 2003 REVISED MAY 2004
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Controlled Baseline
One Assembly/Test Site, One Fabrication
Site
D Extended Temperature Performance of
40
°C to 105°C
D Enhanced Diminishing Manufacturing
Sources (DMS) Support
D Enhanced Product-Change Notification
D Qualification Pedigree
D Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C
D Typical VOHV (Output VOH Undershoot)
>2.3 V at VCC = 3.3 V, TA = 25°C
D Supports Mixed-Mode Voltage Operation on
All Ports
D Schmitt-Trigger Circuitry on A, B, and CLR
Inputs for Slow Input Transition Rates
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
D Edge Triggered From Active-High or
Active-Low Gated Logic Inputs
D Ioff Supports Partial-Power-Down Mode
Operation
D Retriggerable for Very Long Output Pulses,
Up To 100% Duty Cycle
D Overriding Clear Terminates Output Pulse
D Glitch-Free Power-Up Reset on Outputs
D ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
The SN74LV123A is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V VCC operation.
This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method,
the A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes
low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.
The output pulse duration is programmable by selecting external resistance and capacitance values. The
external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor
connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable
resistance between Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low.
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input
pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition
rates with jitter-free triggering at the outputs.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
40
°C to 105°C
TSSOP PW
Tape and reel
SN74LV123ATPWREP
L123AEP
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
2004, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1A
1B
1CLR
1Q
2Q
2Cext
2Rext/Cext
GND
VCC
1Rext/Cext
1Cext
1Q
2Q
2CLR
2B
2A
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料
PDF描述
SN74LV125ANSR LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
SN74LV125APWG4 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
SN74LV125ATDBRE4 LV/LV-A/LVX/H SERIES, 4-BIT DRIVER, TRUE OUTPUT, PDSO14
SN74LV125ATRGYRG4 LV/LV-A/LVX/H SERIES, 4-BIT DRIVER, TRUE OUTPUT, PQCC14
SN74LV125ATNS LV/LV-A/LVX/H SERIES, 4-BIT DRIVER, TRUE OUTPUT, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LV123ATPWRG4Q1 功能描述:單穩(wěn)態(tài)多諧振蕩器 Dual Retriggerable Mono Multivib RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類(lèi)型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
SN74LV123ATPWRQ1 功能描述:單穩(wěn)態(tài)多諧振蕩器 Auto Cat Dual Retriggerable RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類(lèi)型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
SN74LV125AD 功能描述:緩沖器和線路驅(qū)動(dòng)器 Tri-State Quad Bus RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LV125AD 制造商:Texas Instruments 功能描述:ICS GATES/INVERTERS LOGIC PACKAGE/CASE:
SN74LV125ADBR 功能描述:緩沖器和線路驅(qū)動(dòng)器 Tri-State Quad Bus RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
主站蜘蛛池模板: 宁乡县| 乐亭县| 天祝| 宜宾市| 东光县| 福清市| 云阳县| 长宁区| 梅河口市| 大同县| 恭城| 万宁市| 安阳市| 陵水| 宿松县| 阜南县| 英吉沙县| 章丘市| 永登县| 朔州市| 方城县| 琼结县| 英吉沙县| 盖州市| 平湖市| 盘山县| 清水河县| 阳春市| 平塘县| 岳普湖县| 呼图壁县| 英德市| 霍林郭勒市| 江油市| 三门峡市| 梁山县| 临沭县| 湟源县| 漯河市| 鄢陵县| 二连浩特市|