- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98088 > SN74LV165APWLE (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74LV165APWLE |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | 計(jì)數(shù)移位寄存器 |
| 英文描述： | LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁(yè)數(shù)： | 1/11頁(yè) |
| 文件大小： | 210K |
| 代理商： | SN74LV165APWLE |
SN54LV165A, SN74LV165A
PARALLEL-LOAD 8-BIT SHIFT REGISTERS
SCLS402C – APRIL 1998 – REVISED MAY 2000
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D EPIC (Enhanced-Performance Implanted
CMOS) Process
D 2-V to 5.5-V VCC Operation
D Support Mixed-Mode Voltage Operation on
All Ports
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
D Package Options Include Plastic
Small-Outline (D, NS), Shrink Small-Outline
(DB), Thin Very Small-Outline (DGV), and
Thin Shrink Small-Outline (PW) Packages,
Ceramic Flat (W) Packages, Chip Carriers
(FK), and DIPs (J)
description
The ’LV165A devices are parallel-load, 8-bit shift
registers designed for 2-V to 5.5-V VCC operation.
When the device is clocked, data is shifted toward
the serial output QH. Parallel-in access to each
stage is provided by eight individual direct data
inputs that are enabled by a low level at the
shift/load (SH/ LD) input. The ’LV165A devices
feature
a
clock
inhibit
function
and
a
complemented serial output QH.
Clocking is accomplished by a low-to-high
transition of the clock (CLK) input while SH/ LD is
held high and clock inhibit (CLK INH) is held low.
The functions of the CLK and CLK INH inputs are interchangeable. Since a low CLK input and a low-to-high
transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is
high. Parallel loading is inhibited when SH/ LD is held high. The parallel inputs to the register are enabled while
SH/ LD is held low, independently of the levels of CLK, CLK INH, or SER.
The SN54LV165A is characterized for operation over the full military temperature range of –55
°C to 125°C. The
SN74LV165A is characterized for operation from –40
°C to 85°C.
FUNCTION TABLE
INPUTS
OPERATION
SH/ LD
CLK
CLK INH
OPERATION
L
X
Parallel load
H
HX
Q0
H
XH
Q0
H
L
↑
Shift
H
↑
L
Shift
Copyright
2000, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
EPIC is a trademark of Texas Instruments.
SN54LV165A ...J OR W PACKAGE
SN74LV165A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
32
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
D
C
NC
B
A
E
F
NC
G
H
SN54LV165A . . . FK PACKAGE
(TOP VIEW)
CLK
SH/LD
NC
SER
CLK
INH
H
GND
NC
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SH/LD
CLK
E
F
G
H
QH
GND
VCC
CLK INH
D
C
B
A
SER
QH
Q
H
Q
NC – No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LV174AFK | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 |
| SN74LV174ADBLE | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN54LV221AW | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDFP16 |
| SN54LV221AJ | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDIP16 |
| SN74LV221ADBLE | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LV165APWR | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit Parallel Load RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LV165APWRE4 | 功能描述:計(jì)數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LV165APWRG3 | 功能描述:寄存器 Parallel-Load 8B Shift Reg RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SN74LV165APWRG4 | 功能描述:計(jì)數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LV165APWT | 功能描述:計(jì)數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。