- 您現在的位置：買賣IC網 > PDF目錄98131 > SN74SSTVF32852KR (TEXAS INSTRUMENTS INC) SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 PDF資料下載
參數資料
| 型號： | SN74SSTVF32852KR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 |
| 封裝： | PLASTIC, BGA-114 |
| 文件頁數： | 1/13頁 |
| 文件大?。?/td> | 442K |
| 代理商： | SN74SSTVF32852KR |
SN74SSTVF32852
24-BIT TO 48-BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES426A – FEBRUARY 2003 – REVISED MARCH 2003
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Member of the Texas Instruments
Widebus
Family
D Operates at 2.3 V to 2.7 V for PC1600,
PC2100, and PC2700; 2.5 V to 2.7 V for
PC3200
D Pinout and Functionality Compatible With
JEDEC Standard SSTV32852
D Pinout Optimizes 1U DDR DIMM Layout
D 600 ps Faster (Simultaneous Switching)
Than the JEDEC Standard SSTV32852 in
PC2700 DIMM Applications
D 1-to-2 Outputs Support Stacked DDR
DIMMs
D One Device Per DIMM Required
D Output Edge-Control Circuitry Minimizes
Switching Noise in an Unterminated Line
D Outputs Meet SSTL_2 Class I
Specifications
D Supports SSTL_2 Data Inputs
D Differential Clock (CLK and CLK) Inputs
D Supports LVCMOS Switching Levels on the
RESET Input
D RESET Input Disables Differential Input
Receivers, Resets All Registers, and
Forces All Outputs Low
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description/ordering information
This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.
All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled circuits,
optimized for unterminated DIMM loads, and meet SSTL_2 Class I specifications.
The SN74SSTVF32852 operates from a differential clock (CLK and CLK). Data are registered at the crossing
of CLK going high and CLK going low.
The device supports low-power standby operation. When RESET is low, the differential input receivers are
disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when
RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must
be held at a valid logic high or low level.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in
the low state during power up.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
0
°C to 70°C
LFBGA – GKF
Tape and reel
SN74SSTVF32852KR
SVF852
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
2003, Texas Instruments Incorporated
Widebus is a trademark of Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74TVC3010DBQ | SPECIALTY LOGIC CIRCUIT, PDSO24 |
| SN7ALS1035D | ALS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14 |
| SNJ54ALS1035FK | ALS SERIES, HEX 1-INPUT NON-INVERT GATE, CQCC20 |
| SNC5410J | TTL/H/L SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14 |
| SNC54148J | TTL/H/L SERIES, 8-BIT ENCODER, INVERTED OUTPUT, CDIP16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN74STV16857DGGRG4 | 功能描述:寄存器 14B Registered Buffer RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SN74TVC16222ADGGR | 功能描述:數字總線開關 IC DUAL BUFFER GATE RoHS:否 制造商:Texas Instruments 開關數量:24 傳播延遲時間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel |
| SN74TVC16222ADGVR | 功能描述:數字總線開關 IC DUAL BUFFER GATE RoHS:否 制造商:Texas Instruments 開關數量:24 傳播延遲時間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel |
| SN74TVC16222ADL | 功能描述:數字總線開關 IC 22-BIT VOLTAGE CLAMP RoHS:否 制造商:Texas Instruments 開關數量:24 傳播延遲時間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel |
| SN74TVC16222ADLG4 | 功能描述:數字總線開關 IC 22-BIT VOLTAGE CLAMP RoHS:否 制造商:Texas Instruments 開關數量:24 傳播延遲時間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。