- 您現在的位置：買賣IC網 > PDF目錄98101 > SNJ54AS869FK (TEXAS INSTRUMENTS INC) AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CQCC28 PDF資料下載
參數資料
| 型號： | SNJ54AS869FK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計數器 |
| 英文描述： | AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CQCC28 |
| 封裝： | CERAMIC, CC-24 |
| 文件頁數： | 1/24頁 |
| 文件大小： | 508K |
| 代理商： | SNJ54AS869FK |
5
6
7
8
9
10
11
25
24
23
22
21
20
19
43
2
1 28
12 13 14 15 16
QB
QC
QD
NC
QE
QF
QG
B
C
D
NC
E
F
G
A
S1
S0
RCO
CLK
ENT
GND
NC
ENP
Q
V
H
17 18
27 26
NC – No internal connection
CC
S0
S1
A
B
C
D
E
F
G
H
ENT
GND
VCC
ENP
QA
QB
QC
QD
QE
QF
QG
QH
CLK
RCO
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
SN54AS867, SN54AS869 . . . JT PACKAGE
SN74ALS867A, SN74ALS869, SN74AS867,
SN74AS869 . . . DW OR NT PACKAGE
(TOP VIEW)
SN54AS867, SN54AS869 . . . FK PACKAGE
(TOP VIEW)
A
Q
SN54AS867, SN54AS869
SN74ALS867A, SN74ALS869, SN74AS867, SN74AS869
SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SDAS115C – DECEMBER 1982 – REVISED JANUARY 1995
Copyright
1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Fully Programmable With Synchronous
Counting and Loading
SN74ALS867A and ′AS867 Have
Asynchronous Clear; SN74ALS869 and
′AS869 Have Synchronous Clear
Fully Independent Clock Circuit
Simplifies Use
Ripple-Carry Output for n-Bit Cascading
Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
description
These synchronous, presettable, 8-bit up/down
counters
feature
internal-carry
look-ahead
circuitry for cascading in high-speed counting
applications. Synchronous operation is provided
by having all flip-flops clocked simultaneously so
that the outputs change coincidentally with each
other when so instructed by the count-enable
(ENP, ENT) inputs and internal gating. This mode
of operation eliminates the output counting spikes
normally associated with asynchronous (ripple-
clock) counters. A buffered clock (CLK) input
triggers the eight flip-flops on the rising (positive-
going) edge of the clock waveform.
These counters are fully programmable; they may
be preset to any number between 0 and 255. The
load-input circuitry allows parallel loading of the
cascaded
counters.
Because
loading
is
synchronous, selecting the load mode disables
the counter and causes the outputs to agree with
the data inputs after the next clock pulse.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. Two count-enable (ENP and ENT) inputs and a ripple-carry (RCO) output are instrumental
in accomplishing this function. Both ENP and ENT must be low to count. The direction of the count is determined
by the levels of the select (S0, S1) inputs as shown in the function table. ENT is fed forward to enable RCO. RCO
thus enabled produces a low-level pulse while the count is zero (all outputs low) counting down or 255 counting
up (all outputs high). This low-level overflow-carry pulse can be used to enable successive cascaded stages.
Transitions at ENP and ENT are allowed regardless of the level of CLK. All inputs are diode clamped to minimize
transmission-line effects, thereby simplifying system design.
These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the
SN74ALS867A and
′AS867, changes at S0 and S1 that modify the operating mode have no effect on the Q
outputs until clocking occurs. For the
′AS867 and ′AS869, any time ENP and/or ENT is taken high, RCO either
goes or remains high. For the SN74ALS867A and SN74ALS869, any time ENT is taken high, RCO either goes
or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely
by the conditions meeting the stable setup and hold times.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74AS867DWR | AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, PDSO24 |
| SN74AS867DW | AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, PDSO24 |
| SN74ALS86N3 | ALS SERIES, QUAD 2-INPUT XOR GATE, PDIP14 |
| SN74AS86AN | AS SERIES, QUAD 2-INPUT XOR GATE, PDIP14 |
| SN74ALS873BDW | ALS SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SNJ54AS873AJT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| SNJ54AS874JT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SNJ54AS885JT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| SNJ54AS897AGB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| SNJ54BCT125AJ | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 4-CH Non-Inverting 3-ST BiCMOS 14-Pin CDIP Tube |
發布緊急采購，3分鐘左右您將得到回復。