- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98139 > SNJ54LV05AJ (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, CDIP14 PDF資料下載
參數(shù)資料
| 型號： | SNJ54LV05AJ |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 門電路 |
| 英文描述： | LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| 封裝： | CERAMIC, DIP-14 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 553K |
| 代理商： | SNJ54LV05AJ |
SN54LV05A, SN74LV05A
HEX INVERTERS
WITH OPENDRAIN OUTPUTS
SCLS391I APRIL 1998 REVISED APRIL 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D 2-V to 5.5-V VCC Operation
D Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C
D Typical VOHV (Output VOH Undershoot)
>2.3 V at VCC = 3.3 V, TA = 25°C
D Support Mixed-Mode Voltage Operation on
All Ports
D Ioff Supports Partial-Power-Down Mode
Operation
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
200-V Machine Model (A115-A)
1000-V Charged-Device Model (C101)
description/ordering information
The ’LV05A devices contain six independent
inverters designed for 2-V to 5.5-V VCC operation.
These devices perform the Boolean function
Y = A.
The open-drain outputs require pullup resistors to
perform correctly and can be connected to other
open-drain outputs to implement active-low
wired-OR or active-high wired-AND functions.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC D
Tube of 50
SN74LV05AD
LV05A
SOIC D
Reel of 2500
SN74LV05ADR
LV05A
SOP NS
Reel of 2000
SN74LV05ANSR
74LV05A
40
°C to 85°C
SSOP DB
Reel of 2000
SN74LV05ADBR
LV05A
40
°C to 85°C
Tube of 90
SN74LV05APW
TSSOP PW
Reel of 2000
SN74LV05APWR
LV05A
TSSOP PW
Reel of 250
SN74LV05APWT
LV05A
TVSOP DGV
Reel of 2000
SN74LV05ADGVR
LV05A
CDIP J
Tube of 25
SNJ54LV05AJ
55
°C to 125°C
CFP W
Tube of 150
SNJ54LV05AW
55 C to 125 C
LCCC FK
Tube of 55
SNJ54LV05AFK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
2005, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1Y
2A
2Y
3A
3Y
GND
VCC
6A
6Y
5A
5Y
4A
4Y
SN54LV05A ...J OR W PACKAGE
SN74LV05A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
32 1 20 19
910 11 1213
4
5
6
7
8
18
17
16
15
14
6Y
NC
5A
NC
5Y
2A
NC
2Y
NC
3A
1Y
1A
NC
4Y
4A
V
6A
3Y
GND
NC
SN54LV05A . . . FK PACKAGE
(TOP VIEW)
CC
NC No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LV05APWRE4 | LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| SN74LV05ADBR | LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| SN74LV05ADBRE4 | LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| SNJ54LV10AFK | LV/LV-A/LVX/H SERIES, TRIPLE 3-INPUT NAND GATE, CQCC20 |
| SN74LV10APWTE4 | LV/LV-A/LVX/H SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。