- 您現在的位置：買賣IC網 > PDF目錄98143 > SSTUP32866EC/S (NXP SEMICONDUCTORS) 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 PDF資料下載
參數資料
| 型號： | SSTUP32866EC/S |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 |
| 封裝： | 13.50 X 5.50 MM, 1.05 MM HEIGHT, LEAD FREE, PLASTIC, SOT-536-1, LFBGA-96 |
| 文件頁數： | 1/31頁 |
| 文件大小： | 538K |
| 代理商： | SSTUP32866EC/S |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
1.
General description
The SSTUP32866 is a 1.8 V congurable register specically designed for use on DDR2
memory modules requiring a parity checking function. It is dened in accordance with the
JEDEC standard for the SSTUA32866 and SSTUB32866 registered buffers. The register
is congurable (using conguration pins C0 and C1) to two topologies: 25-bit 1 : 1 or
14-bit 1 : 2, and in the latter conguration can be designated as Register A or Register B
on the DIMM. It offers added features over the JEDEC standard register in that it can be
congured for high or normal output drive strength, as well as for operation to 667 MT/s or
800 MT/s, simply by tying two input pins HIGH or LOW as needed.
The SSTUP32866 accepts a parity bit from the memory controller on its parity bit
(PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs
and indicates whether a parity error has occurred on its open-drain QERR pin
(active LOW). The convention is even parity, that is, valid parity is dened as an even
number of ones across the DIMM-independent data inputs combined with the parity input
bit.
The SSTUP32866 is packaged in a 96-ball, 6
× 16 grid, 0.8 mm ball pitch LFBGA
package (13.5 mm
× 5.5 mm).
2.
Features
I Congurable register supporting DDR2 up to 667 MT/s or 800 MT/s Registered DIMM
applications
I Congurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode
I Programmable for normal or high output drive
I Controlled multi-impedance output drivers enable optimal signal integrity and speed
I Programmable for 667 MT/s or 800 MT/s speed
I Excellent propagation delay performance
I Supports up to 450 MHz clock frequency of operation
I Optimized pinout for high-density DDR2 module design
I Chip-selects minimize power consumption by gating data outputs from changing state
I Supports SSTL_18 data inputs
I Checks parity on the DIMM-independent data inputs
I Partial parity output and input allows cascading of two SSTUP32866s for correct parity
error processing
I Differential clock (CK and CK) inputs
I Supports LVCMOS switching levels on the control and RESET inputs
I Single 1.8 V supply operation (1.7 V to 2.0 V)
SSTUP32866
1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 congurable registered buffer
with parity and programmable output for DDR2-800 RDIMMs
Rev. 02 — 14 September 2006
Product data sheet
相關PDF資料 |
PDF描述 |
|---|---|
| SSTV16857EC | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56 |
| SSTV16859DGG,118 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| SSTV16859BS,118 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 |
| SSTV16859EC,518 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ST10F168-Q2 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SSTV01T1 | 制造商:Vishay Siliconix 功能描述:SS T092 DL XSTR PNP 30V -LEAD FREE - Tape and Reel |
| SSTV01-T1-E3 | 制造商:Vishay Intertechnologies 功能描述: 制造商:Vishay Siliconix 功能描述:FIELD EFFECT TRANSISTOR |
| SSTV16857 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:14-bit SSTL_2 registered driver with differential clock inputs |
| SSTV16857_ZBA30062 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SSTV16857_ZBA31162 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。