- 您現在的位置：買賣IC網 > PDF目錄383851 > SY100E160JZ (MICREL INC) 12-BIT PARITY GENERATOR/CHECKER PDF資料下載
參數資料
| 型號： | SY100E160JZ |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 12-BIT PARITY GENERATOR/CHECKER |
| 中文描述： | 100E SERIES, 12-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PQCC28 |
| 封裝： | LEAD FREE, PLASTIC, LCC-28 |
| 文件頁數： | 1/5頁 |
| 文件大小： | 71K |
| 代理商： | SY100E160JZ |
1
SY10E160
SY10E160
SY100E160
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
I
Provides odd-HIGH parity of 12 inputs
I
Extended 100E V
EE
range of –4.2V to –5.5V
I
Output register with Shift/Hold capability
I
900ps max. D to Q, /Q output
I
Enable control
I
Asynchronous Register Reset
I
Differential outputs
I
Fully compatible with industry standard 10KH,
100K ECL levels
I
Internal 75K
input pulldown resistors
I
Fully compatible with Motorola MC10E/100E160
I
Available in 28-pin PLCC package
FEATURES
12-BIT PARITY
GENERATOR/CHECKER
The SY10/100E160 are high-speed, 12-bit parity
generator/checkers with differential outputs, for use in
new, high-performance ECL systems. The output Q takes
on a logic HIGH value only when an odd number of inputs
are at a logic HIGH. A logic HIGH on the enable input (EN)
forces the output Q to a logic LOW.
An additional feature of the E160 is the output register.
Two multiplexers and their associated signals control the
register input by providing the option of holding present
data, loading the new parity data or shifting external data
in. To hold the present data, the Hold signal (HOLD) must
be at a logic LOW level. If the HOLD signal is at a logic
HIGH, the data present at the Q output is passed through
the first multiplexer. Taking the Shift signal (SHIFT) to a
logic HIGH will shift the data at the S-IN pin into the output
register. If the SHIFT signal is at a logic LOW, the output
of the first multiplexer is then passed through to the register.
The register itself is clocked on the rising edge of CLK
1
or CLK
2
(or both). The presence of a logic HIGH on the
reset pin (R) forces the register output Y to a logic LOW.
DESCRIPTION
Rev.: F
Issue Date:
Amendment: /0
March 2006
BLOCK DIAGRAM
Q
Q
MUX
SEL
Y
Y
0
1
MUX
SEL
0
1
R
D
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
CLK
1
CLK
2
S-IN
SHIFT
R
EN
HOLD
相關PDF資料 |
PDF描述 |
|---|---|
| SY100E160JZTR | 12-BIT PARITY GENERATOR/CHECKER |
| SY100E164JC | 16:1 MULTIPLEXER |
| SY100E164JCTR | 16:1 MULTIPLEXER |
| SY10E164 | 16:1 Multiplexer(帶差分輸出的16選1多路器) |
| SY10E164JC | 16:1 MULTIPLEXER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SY100E160JZ TR | 功能描述:IC PARITY GEN/CHKER 12BIT 28PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - 奇偶校驗發生器和校驗器 系列:100E 產品變化通告:Product Obsolescence 30/Sept/2009 標準包裝:25 系列:10H 邏輯類型:奇偶校驗發生器/校驗器 電路數:12 位 輸出電流高，低:- 電源電壓:4.94 V ~ 5.46 V 工作溫度:0°C ~ 75°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-DIP |
| SY100E160JZTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:12-BIT PARITY GENERATOR/CHECKER |
| SY100E163 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-BIT 8:1 MULTIPLEXER |
| SY100E163JC | 功能描述:IC MULTIPLEXER 2-BIT 8:1 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號開關，多路復用器，解碼器 系列:100E 標準包裝:25 系列:74HC 類型:解碼器 電路:1 x 2:4 獨立電路:2 輸出電流高，低:5.2mA，5.2mA 電壓電源:單電源 電源電壓:2 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-DIP 包裝:管件 |
| SY100E163JC TR | 功能描述:IC MULTIPLEXER 2-BIT 8:1 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號開關，多路復用器，解碼器 系列:100E 標準包裝:25 系列:74HC 類型:解碼器 電路:1 x 2:4 獨立電路:2 輸出電流高，低:5.2mA，5.2mA 電壓電源:單電源 電源電壓:2 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-DIP 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。