- 您現在的位置：買賣IC網 > PDF目錄385881 > SY100E195JITR (MICREL INC) PROGRAMMABLE DELAY CHIP PDF資料下載
參數資料
| 型號： | SY100E195JITR |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | PROGRAMMABLE DELAY CHIP |
| 中文描述： | SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數： | 1/8頁 |
| 文件大?。?/td> | 86K |
| 代理商： | SY100E195JITR |
1
Precison Edge
SY10E195
SY100E195
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Pin
Function
IN/IN
Signal Input
EN
Input Enable
D[0:7]
Mux Select Inputs
Q/Q
Signal Output
LEN
Latch Enable
SET MIN
Minimum Delay Set
SET MAX
Maximum Delay Set
CASCADE
Cascade Signal
DESCRIPTION
FEATURES
PIN NAMES
PROGRAMMABLE
DELAY CHIP
Precison Edge
I
Up to 2ns delay range
I
Extended 100E V
EE
range of –4.2V to –5.5V
I
≈
20ps/digital step resolution
I
>1GHz bandwidth
I
On-chip cascade circuitry
I
75Kk
input pulldown resistor
I
Fully compatible with Motorola MC10E/100E195
I
Available in 28-pin PLCC package
The SY10/100E195 are programmable delay chips
(PDCs) designed primarily for clock de-skewing and timing
adjustment. They provide variable delay of a differential
ECL input transition.
The delay section consists of a chain of gates
organized as shown in the logic diagram. The first two
delay elements feature gates that have been modified to
have delays 1.25 and 1.5 times the basic gate delay of
approximately 80ps. These two elements provide the
E195 with a digitally-selectable resolution of
approximately 20ps. The required device delay is selected
by the seven address inputs D[0:6], which are latched
on-chip by a high signal on the latch enable (LEN) control.
If the LEN signal is either LOW or left floating, then the
latch is transparent.
Because the delay programmability of the E195 is
achieved by purely differential ECL gate delays, the
device will operate at frequencies of >1GHz, while
maintaining over 600mV of output swing.
The E195 thus offers very fine resolution, at very high
frequencies, selectable entirely from a digital input,
allowing for very accurate system clock timing.
An eighth latched input, D
7
, is provided for cascading
multiple PDCs for increased programmable range. The
cascade logic allows full control of multiple PDCs, at the
expense of only a single added line to the data bus for
each additional PDC, without the need for any external
gating.
Rev.: H
Issue Date:
Amendment: /0
March 2006
相關PDF資料 |
PDF描述 |
|---|---|
| SY100E195JY | PROGRAMMABLE DELAY CHIP |
| SY100E195JYTR | PROGRAMMABLE DELAY CHIP |
| SY100E196JI | PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E196JITR | PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E196JY | PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SY100E195JY | 功能描述:IC DELAY LINE 128TAP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:100E, Precision Edge® 標準包裝:2,500 系列:- 標片/步級數:- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數:4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY100E195JY TR | 功能描述:IC DELAY LINE 128TAP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:100E, Precision Edge® 標準包裝:2,500 系列:- 標片/步級數:- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數:4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY100E195JYTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP |
| SY100E196 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E196JC | 功能描述:IC DELAY LINE 7TAP 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:100E, Precision Edge® 標準包裝:2,500 系列:- 標片/步級數:- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數:4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。