- 您現在的位置：買賣IC網 > PDF目錄383851 > SY100E256JZ (MICREL INC) 3-BIT 4:1 MUX-LATCH PDF資料下載
參數資料
| 型號： | SY100E256JZ |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3-BIT 4:1 MUX-LATCH |
| 中文描述： | 100E SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PQCC28 |
| 封裝： | LEAD FREE, PLASTIC, LCC-28 |
| 文件頁數： | 1/4頁 |
| 文件大小： | 70K |
| 代理商： | SY100E256JZ |
1
SY10E256
SY10E256
SY100E256
Micrel, Inc.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
I
950ps max. data to output
I
Extended 100E V
EE
range of –4.2V to –5.5V
I
850ps max. latch enable to output
I
Separate select controls
I
Differential outputs
I
Fully compatible with industry standard 10KH,
100K ECL levels
I
Internal 75K
input pulldown resistors
I
Fully compatible with Motorola MC10E/100E256
I
Available in 28-pin PLCC package
FEATURES
3-BIT 4:1
MUX-LATCH
The SY10/100E256 offer three 4:1 multiplexers followed
by latches with differential outputs designed for use in new,
high-performance ECL systems. Separate Select controls
are provided for the leading 2:1 mux pairs (see block
diagram).
When the Latch Enable (LEN) is at a logic LOW, the latch
is transparent and output data is controlled by the multiplexer
select controls. A logic HIGH on LEN latches the outputs.
The Master Reset (MR) overrides all other controls to set
the Q outputs LOW.
DESCRIPTION
BLOCK DIAGRAM
Pin
Function
D
0x
–D
2x
Parallel Data Inputs
SEL
1A
, SEL
1B
First-stage Select Inputs
SEL
2
Second-stage Select Input
LEN
Latch Enable
MR
Master Reset
Q
0
, Q
0
–Q
2
, Q
2
Data Outputs
V
CCO
V
CC
to Output
PIN NAMES
D
E
N
R
Q
0
Q
0
Q
1
Q
1
Q
2
Q
2
D
R
E
N
D
R
E
N
D
0a
D
0b
D
0c
D
0d
SEL
1B
D
1a
D
1b
D
1c
D
1d
D
2a
D
2b
D
2c
D
2d
SEL
1A
SEL
2
LEN
MR
Rev.: G
Issue Date:
Amendment: /0
March 2006
相關PDF資料 |
PDF描述 |
|---|---|
| SY100E256JZTR | 3-BIT 4:1 MUX-LATCH |
| SY100E404JZ | QUAD DIFFERENTIAL AND/NAND |
| SY100E404JZTR | QUAD DIFFERENTIAL AND/NAND |
| SY100E416 | QUINT DIFFERENTIAL LINE RECEIVER |
| SY100E416JI | QUINT DIFFERENTIAL LINE RECEIVER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SY100E256JZ TR | 功能描述:IC MUX/LATCH 3BIT 4:1 28-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號開關，多路復用器，解碼器 系列:100E 標準包裝:25 系列:74HC 類型:解碼器 電路:1 x 2:4 獨立電路:2 輸出電流高，低:5.2mA，5.2mA 電壓電源:單電源 電源電壓:2 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-DIP 包裝:管件 |
| SY100E256JZTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT 4:1 MUX-LATCH |
| SY100E310JI | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
| SY100E310JITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
| SY100E310JY | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
發布緊急采購，3分鐘左右您將得到回復。