- 您現在的位置：買賣IC網 > PDF目錄385886 > SY100H601JZ (MICREL INC) 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE PDF資料下載
參數資料
| 型號： | SY100H601JZ |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE |
| 中文描述： | 9 ECL TO TTL TRANSLATOR, TRUE OUTPUT, PQCC28 |
| 封裝： | LEAD FREE, PLASTIC, LCC-28 |
| 文件頁數： | 1/4頁 |
| 文件大?。?/td> | 69K |
| 代理商： | SY100H601JZ |
1
SY10H601
SY10H601
SY100H601
Micrel, Inc.
M9999-032906
hbwhelp@micrel.com or (408) 955-1690
Pin
Function
GND
TTL Ground (0V)
V
CCE
ECL V
CC
(0V)
V
CCT
TTL Supply (+5.0V)
V
EE
ECL Supply (–5.2/–4.5V)
D
0
–D
8
Data Inputs (ECL)
Q
0
–Q
8
Data Outputs (TTL)
OEECL
3-State Control (ECL)
OETTL
3-State Control (TTL)
DESCRIPTION
FEATURES
I
9-bit ideal for byte-parity applications
I
3-state TTL outputs
I
Flow-through configuration
I
Extra TTL and ECL power/ground pins to minimize
switching noise
I
ECL and TTL 3-state control inputs
I
4.8ns max. delay into 50pF, 9.6ns into 200pF (all
outputs switching)
I
PNP TTL inputs for low loading
I
Choice of ECL compatibility: MECL 10KH (10Hxxx)
or 100K (100Hxxx)
I
Fully compatible with MC10H/100H601
I
Available in 28-pin PLCC package
The SY10/100H601 are 9-bit, dual supply ECL-to-TTL
translators. Devices in the Micrel 9-bit translator series
utilize the 28-lead PLCC for optimal power pinning, signal
flow-through and electrical performance.
The devices feature a 48mA TTL output stage and AC
performance is specified into both a 50pF and 200pF
load capacitance. For the 3-state output disable, both
ECL and TTL control inputs are provided, allowing
maximum design flexibility.
The 10H version is compatible with MECL 10KH ECL
logic levels. The 100H version is compatible with 100K
levels.
9-BIT ECL-TO-TTL
WITH 3-STATE ENABLE
Rev.: E
Issue Date:
Amendment: /0
March 2006
PIN NAMES
BLOCK DIAGRAM
Q
0
D
0
ECL
TTL
OEECL
OETTL
Q
1
D
1
Q
2
D
2
Q
3
D
3
Q
4
D
4
Q
5
D
5
Q
6
D
6
Q
7
D
7
Q
8
D
8
相關PDF資料 |
PDF描述 |
|---|---|
| SY100H601JZTR | 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE |
| SY10H601JZ | 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE |
| SY10H601JZTR | 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE |
| SY100H602JZ | 9-BIT LATCHED TTL-TO-ECL |
| SY100H602JZTR | 9-BIT LATCHED TTL-TO-ECL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SY100H601JZ TR | 功能描述:轉換 - 電壓電平 9-bit ECL-to-TTL with 3-State Enable (Lead Free) RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SY100H602JC | 功能描述:IC TRANSLATOR 9-BIT LATCH 28PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:100H 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:100 系列:- 邏輯功能:變換器，雙向 位數:2 輸入類型:CMOS 輸出類型:CMOS 數據速率:16Mbps 通道數:2 輸出/通道數目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應商設備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
| SY100H602JC TR | 功能描述:IC TRANSLATOR 9-BIT LATCH 28PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:100H 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:100 系列:- 邏輯功能:變換器，雙向 位數:2 輸入類型:CMOS 輸出類型:CMOS 數據速率:16Mbps 通道數:2 輸出/通道數目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應商設備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
| SY100H602JZ | 功能描述:轉換 - 電壓電平 9-bit Latched TTL-to-ECL (Lead Free) RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SY100H602JZ TR | 功能描述:轉換 - 電壓電平 9-bit Latched TTL-to-ECL (Lead Free) RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
發布緊急采購，3分鐘左右您將得到回復。