欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: SY89537LMH TR
廠商: Micrel Inc
文件頁數: 1/19頁
文件大小: 0K
描述: IC SYNTHESIZR LVPECL/LVDS 44-MLF
標準包裝: 1,000
系列: Precision Edge®
類型: 時鐘/頻率合成器
PLL:
輸入: CMOS,HSTL,LVDS,LVPECL,LVTTL,SSTL,晶體
輸出: LVDS,LVPECL
電路數: 1
比率 - 輸入:輸出: 3:7
差分 - 輸入:輸出: 是/是
頻率 - 最大: 756MHz
除法器/乘法器: 是/無
電源電壓: 2.375 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-VFQFN 裸露焊盤,44-MLF?
供應商設備封裝: 44-MLF?(7x7)
包裝: 帶卷 (TR)
其它名稱: SY89537LMHTR
SY89537LMHTR-ND
SY89537L
3.3V Precision LVPECL and LVDS
Programmable Multiple Output Bank Clock
Synthesizer and Fanout Buffer
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1 (408) 944-0800 fax + 1 (408) 474-1000 http://www.micrel.com
December 2007
M9999-121207-B
hbwhelp@micrel.com or (408) 955-1690
General Description
The
SY89537L
integrated
programmable
clock
synthesizer and fanout is part of a precision PLL-
based clock generation family optimized for enterprise
switch, router, and multiprocessor server applications.
This family is ideal for generating internal system
timing requirements up to 700MHz for multiple ASICs,
FPGAs, and NPUs. These devices integrate the
following blocks into a single monolithic IC:
PLL (Phase-Lock-Loop) based synthesizer
Fanout buffers
Clock generator (dividers)
Logic translation (LVPECL, LVDS)
Five independently programmable output
banks
This level of integration minimizes additive jitter and
part-to-part skew associated with discrete alternatives,
resulting in superior system-level timing with reduced
board space and power. For applications that require
a zero-delay function, see the SY89538L.
All
support
documentation
can
be
found
on
Micrel’s web site at: www.micrel.com.
Applications
Enterprise routers, switches, servers and
workstations
Parallel processor-based systems
Internal system clock generation for ASICs, NPUs,
FPGAs
Markets
LAN/WAN
Enterprise servers
Test and measurement
Precision Edge
Features
Integrated programmable synthesizer with multiple
output dividers, fanout buffers, and clock drivers
Direct interface to crystal: 14MHz to 18MHz
Input MUX accepts a reference and a crystal
(XTAL) source
– Ideal for reference backup clock source or
system test frequency source
– Patent-pending unique input MUX isolates XTAL
and reference inputs minimizes crosstalk
Guaranteed AC performance:
– 87.15MHz to 700MHz output frequency range
(with RFCK at 16.6MHz)
– <100psPP total jitter
– <7psRMS cycle-to-cycle jitter
– <8psPP deterministic jitter
– <0.7psRMS crosstalk induced jitter
– <50ps bank-to-bank skew
Output bank synchronization control pin
LVPECL and LVDS outputs
TTL/CMOS compatible control logic
Five independently programmable output
frequency banks:
– Four differential LVPECL output banks
– One differential LVDS output bank with 3 output
pairs
Separate output enable for each bank
3.3V ±10% power supply (2.5V output capable)
Guaranteed over the commercial and industrial
temperature range (-40C to +85C)
Available in 44-pin (7mm x 7mm) QFN package
相關PDF資料
PDF描述
SY89538LHH TR IC SYNTHESIZR LVPECL/LVDS 64TQFP
SY89542UMI TR IC MUX 2:1 DIFF DUAL 2.5V 32-MLF
SY89543LMI TR IC MUX 2:1 DIFF DUAL 3.3V 32-MLF
SY89544UMI TR IC MUX 4:1 LVDS DIFF 2.5V 32-MLF
SY89545LMI TR IC MUX 4:1 LVDS DIFF 3.3V 32-MLF
相關代理商/技術參數
參數描述
SY89537LMY 功能描述:時鐘合成器/抖動清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Green) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SY89537LMY TR 功能描述:時鐘合成器/抖動清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Green) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SY89537LMYTR 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V Precision LVPECL and LVDS
SY89538L 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay
SY89538L_06 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay
主站蜘蛛池模板: 东丽区| 左贡县| 临泽县| 绥江县| 涿鹿县| 临城县| 阿拉善左旗| 贺州市| 凤凰县| 沭阳县| 根河市| 马龙县| 临邑县| 教育| 日喀则市| 凤翔县| 正蓝旗| 灵宝市| 贵阳市| 高阳县| 沂水县| 瑞丽市| 尼勒克县| 永丰县| 和平县| 隆安县| 六盘水市| 高雄县| 澜沧| 紫金县| 怀宁县| 肇源县| 陆丰市| 霍邱县| 临夏市| 招远市| 铁岭市| 精河县| 拉孜县| 通河县| 息烽县|