欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: T431616D-6SG
廠商: TM Technology, Inc.
英文描述: 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
中文描述: 100萬× 16內存為512k × 16Bit的X 2Banks同步DRAM
文件頁數: 1/74頁
文件大小: 781K
代理商: T431616D-6SG
TE
CH
tm
SDRAM
FEATURES
Fast access time: 5/6/7 ns
Fast clock rate: 200/166/143 MHz
Self refresh mode: standard and low power
Internal pipelined architecture
512K word x 16-bit x 2-bank
Programmable Mode registers
- CAS# Latency: 1, 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst stop function
Individual byte controlled by LDQM and UDQM
Auto Refresh and Self Refresh
4096 refresh cycles/64ms
CKE power down mode
JEDEC standard +3.3V
±
0.3V power supply
Interface: LVTTL
50-pin 400 mil plastic TSOP II package
60-ball, 6.4x10.1mm VFBGA package
Lead Free Package available for both TSOP II and
VFBGA
Low Operating Current for T431616E
Key Specifications
T431616D/E
TM Technology Inc. reserves the right
P. 1
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
1M x 16 SDRAM
512K x 16bit x 2Banks Synchronous DRAM
T431616D/E
-5/6/7
5/6/7ns
35/42/42 ns
4.5/5/5.5 ns
48/54/63 ns
t
CK3
Clock Cycle time(min.)
t
RAS
Row Active time(max.)
t
AC3
Access time from CLK(max.)
t
RC
Row Cycle time(min.)
ORDERING INFORMATION
Part Number
Frequency
Package
T431616D-5S/C
200MHz
TSOP II / VFBGA
T431616D-5SG/CG
200MHz
TSOP II / VFBGA
T431616D-6S/C
166MHz
TSOP II / VFBGA
T431616D-6SG/CG
166MHz
TSOP II / VFBGA
T431616D-7S/C
143MHz
TSOP II / VFBGA
T431616D-7SG/CG
143MHz
TSOP II / VFBGA
T431616E-7S/C
143MHz
TSOP II / VFBGA
T431616E-7SG/CG
143MHz
TSOP II / VFBGA
G : indicates Lead Free Package
GRNERAL DESCRIPTION
The T431616D/E SDRAM is a high-speed CMOS
synchronous DRAM containing 16 Mbits. It is internally
configured as a dual 512K word x 16 DRAM with a
synchronous interface (all signals are registered on the
positive edge of the clock signal, CLK). Each of the
512K x 16 bit banks is organized as 2048 rows by 256
columns by 16 bits. Read and write accesses to the
SDRAM are burst oriented; accesses start at a selected
location and continue for a programmed number of
locations in a programmed sequence. Accesses begin
with the registration of a BankActivate command which
is then followed by a Read or Write command.
The T431616D/E provides for programmable Read
or Write burst lengths of 1, 2, 4, 8, or full page, with a
burst termination option. An auto precharge function
may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst sequence. The
refresh functions, either Auto or Self Refresh are easy to
use. By having a programmable mode register, the
system can choose the most suitable modes to maximize
its performance. These devices are well suited for
applications requiring high memory bandwidth and
particularly well suited to high performance PC
applications
相關PDF資料
PDF描述
T431616D-7C 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-7CG 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-7S 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-7SG 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616E 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
相關代理商/技術參數
參數描述
T431616D-7C 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-7CG 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-7S 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-7SG 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616E 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
主站蜘蛛池模板: 元朗区| 高陵县| 湘西| 房产| 错那县| 呼和浩特市| 贵州省| 阿克| 宁南县| 元阳县| 德州市| 成安县| 邵阳县| 胶州市| 京山县| 新晃| 崇明县| 永德县| 开鲁县| 临高县| 阿拉尔市| 桂林市| 铜川市| 德钦县| 类乌齐县| 黄浦区| 沂南县| 中江县| 聂荣县| 阳信县| 鹤山市| 青海省| 平顶山市| 沈丘县| 镇宁| 罗甸县| 德安县| 绥化市| 大城县| 米易县| 安阳县|