- 您現在的位置：買賣IC網 > PDF目錄361344 > T436416D-7SG (TM Technology, Inc.) 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM PDF資料下載
參數資料
| 型號： | T436416D-7SG |
| 廠商： | TM Technology, Inc. |
| 英文描述： | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| 中文描述： | 4米× 16 SDRAM的100萬x 16Bit的X 4Banks同步DRAM |
| 文件頁數： | 1/73頁 |
| 文件大小： | 734K |
| 代理商： | T436416D-7SG |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
TE
CH
tm
SDRAM
FEATURES
Fast access time from clock: 4.5/5/5.4 ns
Fast clock rate: 200/166/143 MHz
Fully synchronous operation
Internal pipelined architecture
1M word x 16-bit x 4-bank
Programmable Mode registers
- CAS# Latency: 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst stop function
Auto Refresh and Self Refresh
4096 refresh cycles/64ms
CKE power down mode
Single +3.3V
±
0.3V power supply
Interface: LVTTL
54-pin 400 mil plastic TSOP II package
60-Ball, 6.4 mm x 10.1 mm TFBGA package
Key Specifications
T436416D
t
CK3
Clock Cycle time(min.)
t
AC3
Access time from CLK(max.)
t
RAS
Row Active time(min.)
t
RC
Row Cycle time(min.)
ORDERING INFORMATION
Part Number
T436416D-5S/-5C
T436416D-5SG/-5CG
T436416D-6S/-6C
T436416D-6SG/-6CG
T436416D-7S/-7C
T436416D-7SG/-7CG
S : indicates TSOPII Package,
C : indicates TFBGA Package,
G : indicates Pb Free Package
T436416D
TM Technology Inc. reserves the right
P. 1
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
4M x 16 SDRAM
1M x 16bit x 4Banks Synchronous DRAM
-
5/6/7
5/6/7 ns
4.5/5/5.4/ ns
35/42/45 ns
50/60/63 ns
Frequency
200MHz
200MHz
166MHz
166MHz
143MHz
143MHz
Package
TSOP II / TFBGA
TSOP II / TFBGA
TSOP II / TFBGA
TSOP II / TFBGA
TSOP II / TFBGA
TSOP II / TFBGA
GRNERAL DESCRIPTION
The T436416D SDRAM is a high-speed CMOS
synchronous DRAM containing 64 Mbits. It is internally
configured as 4 Banks of 1M word x 16 DRAM with a
synchronous interface (all signals are registered on the
positive edge of the clock signal, CLK). Read and write
accesses to the SDRAM are burst oriented; accesses
start at a selected location and continue for a
programmed number of locations in a programmed
sequence. Accesses begin with the registration of a
BankActivate command which is then followed by a
Read or Write command.
The T436416D provides for programmable Read
or Write burst lengths of 1, 2, 4, 8, or full page, with a
burst termination option. An auto precharge function
may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst sequence. The
refresh functions, either Auto or Self Refresh are easy to
use.
By having a programmable mode register, the
system can choose the most suitable modes to maximize
its performance. These devices are well suited for
applications requiring high memory bandwidth and
particularly well suited to high performance PC
applications.
相關PDF資料 |
PDF描述 |
|---|---|
| T436432B-5S | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-5SG | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-6S | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-6SG | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-7S | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| T436432B | 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-10S | 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-10SG | 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-55S | 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-55SG | 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
發布緊急采購，3分鐘左右您將得到回復。