欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: T7121-PL2
英文描述: T7121 HDLC Interface for ISDN
中文描述: T7121的HDLC接口用于ISDN
文件頁數: 1/68頁
文件大小: 685K
代理商: T7121-PL2
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Features
I
Low-cost device for B-channel (64 kbits/s) or
D-channel (16 kbits/s) data transport.
I
Optional transparent mode—no HDLC framing is
performed.
I
Frame sync (FS) allows a slot-select feature to
access an individual time slot in any TDM data
stream (e.g., Lucent Technologies Microelectronics
Group Concentration Highway Interface [CHI] or
subset).
I
Bit-masking option allows effective data rates of 8,
16, 24, 32, 40, 48, and 56 kbits/s.
I
Maximum data rate up to 4.096 MHz.
I
Serial data-transfer pins for direct connection to the
Lucent ISDN line transceiver T7250C.
I
Supports IOM2, K2, GCI, and SLD interface.
I
Parallel microprocessor interface with either multi-
plexed or demultiplexed address and data lines for
easy interface with any microprocessor.
I
Single interrupt output signal with seven maskable
interrupt conditions.
I
Programmable interrupt modes.
I
Memory-mapped read and write registers.
I
TTL/CMOS compatible input/output.
I
3-state output pins to assist system diagnostics.
I
Low-power 1.25
— 30 mW typical operation at 12 MHz.
— 5 mW standby mode (typical).
μ
m CMOS:
I
HDLC transceiver:
— Stand-alone HDLC framing operation.
— 64-byte FIFO in both transmit and receive direc-
tions.
— Supports block-move instruction.
— Multiple frames allowed in FIFO.
— Programmable FIFO full- and empty-level inter-
rupt.
Description
The T7121 HDLC Interface for ISDN (HIFI-64) con-
nects serial communications links carrying HDLC bit-
synchronous data frames to 8-bit microcomputer sys-
tems. There is an optional transparent mode of oper-
ation in which no HDLC processing is performed on
user data. The device communicates with the system
microprocessor as a memory-mapped peripheral and
is controlled by reading and writing 19 internal regis-
ters. The chip can be instructed to interrupt the
microprocessor when it detects certain events requir-
ing microprocessor attention. The HDLC transmitter
and receiver are each buffered with 64-byte, first-in-
first-out (FIFO) memory storage. The 64-byte buffer
depth reduces the number of status polls or inter-
rupts to be processed by the microprocessor, improv-
ing overall system efficiency. The major blocks are
the microprocessor interface, transmit and receive
FIFO memory buffers, HDLC processor, and a con-
centration highway interface (see Figure 1). The
T7121 device is available in a 28-pin, plastic DIP or a
28-pin, plastic, small-outline, J-lead (SOJ) package
for surface mounting.
相關PDF資料
PDF描述
T7121 HDLC Interface for ISDN (HIFI-64)(應用于ISDN的HDLC(高階數據鏈路)接口)
T7502 T7502 Dual PCM Codec with Filters
T7503 T7503 Dual PCM Codec with Filters
T7504 T7504 and T75504 Quad PCM Codecs with Filters
T7507 T7507 Quad PCM Codec with Filters, Termination Impedance, and Hybrid Balance
相關代理商/技術參數
參數描述
T7122 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIANGULAR TYPE
T7-122A1 功能描述:撥動開關 ON NONE OFF 1 Pole Low-Level Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明:
T7-122B1 功能描述:撥動開關 ON NONE ON 1 Pole Low-Level Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明:
T7-122D1 制造商:OTTO 功能描述:Toggle Switches (ON) NONE ON 1 Pole Low-Level Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) None ON SPDT Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads
T7-122E1 制造商:OTTO 功能描述:Toggle Switches (ON) OFF (ON) 1 Pole Low-Level Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) OFF (ON) SPDT Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads
主站蜘蛛池模板: 合作市| 根河市| 菏泽市| 咸阳市| 金山区| 喜德县| 石屏县| 肥西县| 临沭县| 美姑县| 吐鲁番市| 东台市| 江都市| 瑞安市| 申扎县| 贵定县| 余姚市| 桂阳县| 都兰县| 仁化县| 庆阳市| 徐汇区| 高州市| 徐闻县| 宜黄县| 五常市| 罗甸县| 西宁市| 达拉特旗| 宁武县| 丁青县| 桃园市| 山西省| 蓝山县| 凤凰县| 阳春市| 金湖县| 任丘市| 永登县| 福贡县| 宁乡县|