- 您現在的位置：買賣IC網 > PDF目錄382571 > T7264 T7264 U-Interface 2B1Q Transceiver PDF資料下載
參數資料
| 型號： | T7264 |
| 英文描述： | T7264 U-Interface 2B1Q Transceiver |
| 中文描述： | T7264 U型接口2B1Q收發器 |
| 文件頁數： | 1/54頁 |
| 文件大小： | 876K |
| 代理商： | T7264 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
T7264 U-Interface 2B1Q Transceiver
Data Sheet
April 1998
Features
I
U-interface 2B1Q transceiver
— Range over 18 kft on 26 AWG
— ISDN basic-rate 2B+D
— Full-duplex, 2-wire operation
— 2B1Q four-level line code
— Conforms to ANSI North American Standard
T1.601-1992
— Supports NT quiet mode and insertion loss test
mode for maintenance
I
K2 interface
— 2B+D data
— 512 kbits/s TDM interface
— Frame and superframe markers
— Embedded operations channel (eoc)
— U-interface M bits and crc results
— Device control and status
I
Other
— Single +5 V (
±
5%) supply
— –40
°
C to +85
°
C
— 44-pin PLCC
I
Power consumption
— Operating 275 mW typical
— Idle mode 30 mW typical
I
Analog front end
— On-chip line driver for 2.5 V pulses
— On-chip balance network
— Sigma-delta A/D converter
— Internal 15.36 MHz crystal oscillator
— Supports 15.36 MHz external clock input
I
Digital signal processor
— Digital timing recovery (pull range
±
250 ppm)
— Echo cancellation (linear and nonlinear)
— Accommodates distortion from bridged taps
— Scrambling/descrambling
— crc calculations
— Selectable LT or NT operation
— Start-up sequencing with timers
— Activation/deactivation support
— Cold start in 3.5 seconds (typical)
— Warm start in 200 ms (typical)
— U-frame formatting and decoding
Description
The Lucent Technologies Microelectronics Group
T7264 U-Interface 2B1Q Transceiver integrated cir-
cuit provides full-duplex, basic-rate (2B+D) integrated
services digital network (ISDN) communications on a
2-wire digital subscriber loop at either the LT or NT
and conforms to the ANSI North American Standard
T1.601-1992. The single +5 V CMOS device is pack-
aged in a 44-pin plastic leaded chip carrier (PLCC).
5-5161
Figure 1. T7264 Simplified Block Diagram
2-WIRE
2B1Q
U-INTERFACE
LINE
DRIVER
A/D
ECHO
CANCELER
BALANCE
NETWORK
–
+
∑
SCRAMBLER
DESCRAM.
SIGNAL
DETECT
K2 BUS
FORMAT,
DECODE
AGC
K2
XTAL OSC.
15.36 MHz
DEC
2B1Q
ENCODER
DFE
DIG. PLL
T7264
相關PDF資料 |
PDF描述 |
|---|---|
| T7289A | DS1 Line Interface(DS1 線接口) |
| T8207 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| T8208 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| TA1241ANG | DEFLECTION PROCESSOR IC FOR TVs |
| TA1270BFG | PAL / NTSC VIDEO CHROMA AND SYNC PROCESSING SYSTEM FOR PIP / POP / PAP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| T7264ML | 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC |
| T7264ML2 | 制造商:Alcatel-Lucent 功能描述:7264ML2 |
| T7267 | 制造商:TE Connectivity 功能描述: |
| T7268 | 制造商:TE Connectivity 功能描述: |
| T727 | 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT |
發布緊急采購，3分鐘左右您將得到回復。