- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384966 > TDIS (Xilinx, Inc.) XC1800 Series of In-System Programmable Configuration PROMs PDF資料下載
參數(shù)資料
| 型號(hào)： | TDIS |
| 廠商： | Xilinx, Inc. |
| 英文描述： | XC1800 Series of In-System Programmable Configuration PROMs |
| 中文描述： | XC1800系列在系統(tǒng)可編程配置PROM的 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 117K |
| 代理商： | TDIS |
September 17, 1999 (Version 1.3)
1
d
Features
In-system programmable 3.3V PROMs for configuration
of Xilinx FPGAs
-
Endurance of 10,000 program/erase cycles
-
Program/erase over full commercial voltage and
temperature range
IEEE Std 1149.1 boundary-scan (JTAG) support
Simple interface to the FPGA; could be configured to
use only one user I/O pin
Cascadable for storing longer or multiple bitstreams
Dual configuration modes
-
Serial Slow/Fast configuration (up to 15 mHz).
-
Parallel
Low-power advanced CMOS FLASH process
5 V tolerant I/O pins accept 5 V, 3.3 V and 2.5 V signals.
3.3 V or 2.5 V output capability
Available in PC20, SO20, PC44 and VQ44 packages.
Design support using the Xilinx Alliance and
Foundation series software packages.
JTAG command initiation of standard FPGA
configuration.
Description
Xilinx introduces the XC1800 series of in-system program-
mable configuration PROMs. Initial devices in this 3.3V
family are a 4 megabit, a 2 megabit, a 1 megabit, a 512
Kbit, a 256 Kbit, and a 128 Kbit PROM that provide an
easy-to-use, cost-effective method for re-programming and
storing large Xilinx FPGA or CPLD configuration bit-
streams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after the rising CCLK, data is available on the PROM
DATA (D0) pin that is connected to the FPGA DIN pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. When the FPGA is in Slave
Serial mode, the PROM and the FPGA are clocked by an
external clock.
When the FPGA is in Express or SelectMAP Mode, an
external oscillator will generate the configuration clock that
drives the PROM and the FPGA. After the rising CCLK
edge, data are available on the PROM’s DATA (D0-D7)
pins. The data will be clocked into the FPGA on the follow-
ing rising edge of the CCLK. Neither Express nor Select-
MAP utilize a Length Count, so a free-running oscillator
may be used. See
Figure 5
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family or with
the XC1700L one-time programmable Serial PROM family.
0
XC1800 Series of In-System
Programmable Configuration
PROMs
September 17, 1999 (Version 1.3)
0
6*
Preliminary Product Specification
Figure 1: XC1800 Series Block Diagram
Control
and
JTAG
Interface
Memory
Serial
or
Parallel
Interface
D0 DATA
(Serial or Parallel
(Express/SelectMAP)
Mode)
D1 - D7
Express Mode and
SelectMAP Interface
Data
Address
CLK CE
TCK
TMS
TDI
TDO
OE/Reset
CEO
Data
99020300
CF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDOV | XC1800 Series of In-System Programmable Configuration PROMs |
| TDOXZ | XC1800 Series of In-System Programmable Configuration PROMs |
| TDOZX | XC1800 Series of In-System Programmable Configuration PROMs |
| TDM150 | Twin Diode Module |
| TDM15002 | Twin Diode Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDJ-100-16A | 制造商:TALEMA 制造商全稱:TALEMA 功能描述:General Purpose Transformers |
| TDJ-100-16B | 制造商:TALEMA 制造商全稱:TALEMA 功能描述:General Purpose Transformers |
| TDJ106K50CB | 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Sharma Tantalum Capacitors |
| TDJ-120-AKA-030 | 制造商:American Technical Ceramics Corp 功能描述:ON-DELAY/OFF-DELAY RELAY OUTPUT |
| TDJ13312 | 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity / Schrack Brand 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。