- 您現在的位置：買賣IC網 > PDF目錄98215 > TFDU6100E-TR3 (VISHAY TELEFUNKEN) TRANSMITTER/RECEIVER IC, SMA8 PDF資料下載
參數資料
| 型號： | TFDU6100E-TR3 |
| 廠商： | VISHAY TELEFUNKEN |
| 元件分類： | 搖控器 |
| 英文描述： | TRANSMITTER/RECEIVER IC, SMA8 |
| 封裝： | 9.70 X 4 MM, 4.70 MM HEIGHT, SMT-8 |
| 文件頁數： | 11/13頁 |
| 文件大小： | 258K |
| 代理商： | TFDU6100E-TR3 |
TFDU6100E/TFDS6500E/TFDT6500E
Vishay Telefunken
Not for new designs
Rev. A5, 01-Apr-99
7
www.vishay.de
FaxBack +1-408-970-5600
Document Number 82518
Mode Switching
The TFDU6100E, TFDS6500E and TFDT6500E
power on not with a default mode, therefore the data
transfer rate has to be set by a programming sequence
as described below or selected by setting the mode
pin. Optionally the Mode Pin can be used to statically
set the mode (Mode Pin: LOW:SIR, HIGH: 0.576 Mbit/
s to 4.0 Mbit/s). When using the Mode Pin, the standby
current may increase to about 50 to 60
mA. In standby
mode, the mode input should float to minimize standby
current.
The low frequency mode covers speeds up to
115.2 kbit/s. Signals with higher data rates should be
detected in the high frequency mode. Lower frequency
data can also be received in the high frequency mode
but with reduced sensitivity. To switch the transceivers
from low frequency mode to the 4.0 Mbit/s mode and
vice versa, the programming sequences described be-
low are required.
Txd
SD/Mode
ts
th
50%
High : FIR
Low : SIR
50%
14873
Figure 5. Mode Switching Timing Diagram
Setting to the High Bandwidth Mode
(0.576 Mbit/s to 4.0 Mbit/s)
1. Set SD/MODE input to logic “HIGH”.
2. Set Txd input to logic “HIGH”. Wait ts ≥ 200 ns.
3. Set SD/MODE to logic “LOW” (this negative edge
latches state of Txd, which determines speed
setting).
4. After waiting th ≥ 200 ns Txd can be set to logic
“LOW”. The hold time of Txd is limited by the maxi-
mum allowed pulse length.
Txd is now enabled as normal Txd input for the high
bandwidth mode.
Setting to the Lower Bandwidth Mode
(2.4 kbit/s to 115.2 kbit/s)
1. Set SD/MODE input to logic “HIGH”.
2. Set Txd input to logic “LOW”. Wait ts ≥ 200 ns.
3. Set SD/MODE to logic “LOW” (this negative edge
latches state of Txd, which determines speed set-
ting).
4. Txd must be held for th ≥ 200 ns.
Txd is now enabled as normal Txd input for the lower
bandwidth mode.
相關PDF資料 |
PDF描述 |
|---|---|
| TFDU6100E-TT3 | TRANSMITTER/RECEIVER IC, SMA8 |
| TFDT6501E-TR3 | TRANSMITTER/RECEIVER IC, SMA8 |
| TFDS6501E-TR3 | TRANSMITTER/RECEIVER IC, DMA8 |
| TFDU6101E-TR3 | TRANSMITTER/RECEIVER IC, SMA8 |
| TFDU6101E-TT3 | TRANSMITTER/RECEIVER IC, SMA8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TFDU6101E | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Fast Infrared Transceiver Module Family (FIR, 4 Mbit/s) for 2.6 V to 5.5 V Operation |
| TFDU6101E-TR4 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Fast Infrared Transceiver Module Family (FIR, 4 Mbit/s) for 2.6 V to 5.5 V Operation |
| TFDU6101E-TT4 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Fast Infrared Transceiver Module Family (FIR, 4 Mbit/s) for 2.6 V to 5.5 V Operation |
| TFDU6102 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Fast Infrared Transceiver Module (FIR, 4 Mbit/s) for 2.7 V to 5.5 V Operation |
| TFDU6102_05 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Fast Infrared Transceiver Module (FIR, 4 Mbit/s) for 2.7 V to 5.5 V Operation |
發布緊急采購，3分鐘左右您將得到回復。