- 您現在的位置：買賣IC網 > PDF目錄98218 > THS1040CPWG4 (TEXAS INSTRUMENTS INC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數資料
| 型號： | THS1040CPWG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | GREEN, PLASTIC, TSSOP-28 |
| 文件頁數： | 6/36頁 |
| 文件大小： | 751K |
| 代理商： | THS1040CPWG4 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
THS1040
SLAS290C OCTOBER 2001 REVISED OCTOBER 2004
14
www.ti.com
PRINCIPLES OF OPERATION
functional overview
See the functional block diagram. A single-ended, sample rate clock is required at pin CLK for device operation.
Analog inputs AIN+ and AIN are sampled on each rising edge of CLK in a switched capacitor sample and hold
unit, the output of which feeds the ADC core, where analog-to-digital conversion is performed against the ADC
reference voltages REFT and REFB.
Internal or external ADC reference voltage configurations are selected by connecting the MODE pin
appropriately. When MODE = AGND, the user must provide external sources at pins REFB and REFT. When
MODE = AVDD or MODE = AVDD/2, an internal ADC references generator (A2) is enabled which drives the REFT
and REFB pins using the voltage at pin VREF as its input. The user can choose to drive VREF from the internal
bandgap reference, or disable A1 and provide their own reference voltage at pin VREF.
On the fourth rising CLK edge following the edge that sampled AIN+ and AIN, the conversion result is output
via data pins D0 to D9. The output buffers can be disabled by pulling pin OE high.
The following sections explain further:
D How signals flow from AIN+ and AIN to the ADC core, and how the reference voltages at REFT and REFB
set the ADC input range and hence the input range at AIN+ and AIN.
D How to set the ADC references REFT and REFB using external sources or the internal reference buffer (A2)
to match the device input range to the input signal.
D How to set the output of the internal bandgap reference (A1) if required.
signal processing chain (sample and hold, ADC)
Figure 20 shows the signal flow through the sample and hold unit to the ADC core.
Sample
and
Hold
X1
ADC
Core
VQ+
VQ
REFT
REFB
AIN+
AIN
Figure 20. Analog Input Signal Flow
相關PDF資料 |
PDF描述 |
|---|---|
| THS1040CDWG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1040CDWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1040CPWRG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1040IDW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1040IDWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| THS1040CPWR | 功能描述:模數轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1040CPWRG4 | 功能描述:模數轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1040EVM | 功能描述:數據轉換 IC 開發工具 THS1040 Eval Mod RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| THS1040IDW | 功能描述:模數轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1040IDWG4 | 功能描述:模數轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發布緊急采購，3分鐘左右您將得到回復。