欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: THS1040IDWG4
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: GREEN, PLASTIC, SOIC-28
文件頁數(shù): 6/36頁
文件大小: 751K
代理商: THS1040IDWG4
THS1040
SLAS290C OCTOBER 2001 REVISED OCTOBER 2004
14
www.ti.com
PRINCIPLES OF OPERATION
functional overview
See the functional block diagram. A single-ended, sample rate clock is required at pin CLK for device operation.
Analog inputs AIN+ and AIN are sampled on each rising edge of CLK in a switched capacitor sample and hold
unit, the output of which feeds the ADC core, where analog-to-digital conversion is performed against the ADC
reference voltages REFT and REFB.
Internal or external ADC reference voltage configurations are selected by connecting the MODE pin
appropriately. When MODE = AGND, the user must provide external sources at pins REFB and REFT. When
MODE = AVDD or MODE = AVDD/2, an internal ADC references generator (A2) is enabled which drives the REFT
and REFB pins using the voltage at pin VREF as its input. The user can choose to drive VREF from the internal
bandgap reference, or disable A1 and provide their own reference voltage at pin VREF.
On the fourth rising CLK edge following the edge that sampled AIN+ and AIN, the conversion result is output
via data pins D0 to D9. The output buffers can be disabled by pulling pin OE high.
The following sections explain further:
D How signals flow from AIN+ and AIN to the ADC core, and how the reference voltages at REFT and REFB
set the ADC input range and hence the input range at AIN+ and AIN.
D How to set the ADC references REFT and REFB using external sources or the internal reference buffer (A2)
to match the device input range to the input signal.
D How to set the output of the internal bandgap reference (A1) if required.
signal processing chain (sample and hold, ADC)
Figure 20 shows the signal flow through the sample and hold unit to the ADC core.
Sample
and
Hold
X1
ADC
Core
VQ+
VQ
REFT
REFB
AIN+
AIN
Figure 20. Analog Input Signal Flow
相關PDF資料
PDF描述
THS1040CPW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1041CDWRG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1041IDWRG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1041CDW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1041CPW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
相關代理商/技術參數(shù)
參數(shù)描述
THS1040IDWR 功能描述:模數(shù)轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1040IDWRG4 功能描述:模數(shù)轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1040IPW 功能描述:模數(shù)轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1040IPWG4 功能描述:模數(shù)轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1040IPWR 功能描述:模數(shù)轉換器 - ADC 10 Bit 40 MSPS Low Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
主站蜘蛛池模板: 高阳县| 泾川县| 三河市| 西城区| 达州市| 巩留县| 武冈市| 秦安县| 汝城县| 汉源县| 静乐县| 达孜县| 略阳县| 宁德市| 扎兰屯市| 定日县| 安溪县| 阜康市| 芦山县| 奎屯市| 海伦市| 郴州市| 太白县| 宁津县| 合阳县| 大埔区| 肃南| 灵丘县| 东台市| 霞浦县| 嘉鱼县| 云浮市| 宣汉县| 安远县| 广德县| 秭归县| 西峡县| 灵宝市| 巴林左旗| 普洱| 田东县|