- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98218 > THS1041CPW (TEXAS INSTRUMENTS INC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | THS1041CPW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | GREEN, PLASTIC, TSSOP-28 |
| 文件頁(yè)數(shù)： | 25/41頁(yè) |
| 文件大小： | 810K |
| 代理商： | THS1041CPW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)
THS1041
SLAS289C OCTOBER 2001 REVISED OCTOBER 2004
31
www.ti.com
APPLICATION INFORMATION
initial clamp acquisition time (continued)
Initial acquisition can be performed in two ways:
D Pulsing the CLAMP pin as in normal operation. Provided that clamp droop (see below) is negligible, initial
acquisition is complete when the total clamped (CLAMP = high) time equals TACQ.
D Pulling the CLAMP pin high for the required acquisition time before starting normal operation. This method
is faster, though possibly less convenient for the user to implement.
clamp droop
The charging currents drawn by the sample-and-hold switched capacitor input can charge or discharge CIN,
causing the dc voltage at AIN+ to drift towards the dc bias voltage at AIN during the time between clamp pulses.
This effect is called clamp droop.
Voltage droop is a function of the AIN+ and AIN input currents to the THS1041, IIN, and the time between clamp
intervals, tD:
V
DROOP [
I
IN
C
IN
t
d
(approximate)
Worst case droop between clamping intervals occurs for maximum input bias current. Maximum input current
is IINFS, which occurs when the input level is at its maximum or minimum.
For example, at 40 MSPS IINFS is approximately 20 A for a 2-V input range at AIN (assuming 2 V appear across
RIN2—see driving the sample and hold reference inputs to calculate RIN2). Note that IINFS may vary from this
by
±30% because of processing variations and voltage dependencies. Designs should allow for this variation.
If the time td between clamping intervals is 63.5 s and CIN is 1 F, then the maximum clamp level droop between
clamp pulses is
V
DROOP
(max)
+ 20 mA 1 mF
63.5
ms + 1.25 mV (approximate, ignoring 30% tolerance)
+ 0.62 LSB at PGA gain + 1, 2 V ADC references
If this droop is greater than can be tolerated in the application, then increase CIN to slow the droop and hence
reduce the voltage change between clamp pulses.
If a high leakage capacitor is used for coupling the input source to the AIN pin then the droop may be significantly
worse than calculated above. Avoid using electrolytic and tantalum coupling capacitors as these have higher
leakage currents than nonpolarized capacitor types. Electrolytic and tantalum capacitors also tend to have
higher parasitic inductance, which can cause problems at high input frequencies.
steady-state clamp voltage error
During the clamp pulse (CLAMP = high), the dc voltage on AIN is refreshed from the clamp voltage. Provided
that droop is not excessive, clamping fully reverses the effect of droop. However, using very short clamp pulses
with long intervals between pulses (td) can result in a steady-state voltage difference, VCOS, between the dc
voltage at AIN and V(Clamp).
Figure 47 shows the approximate voltage waveform at AIN resulting from a a large clamp droop during td and
clamp voltage reacquisition during the clamp pulse time, tc.
(17)
(18)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS1041IPW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041CDWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041CPWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041IDWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041CPWRG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS1041CPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 40 MSPS Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1041CPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 40 MSPS Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1041CPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 40 MSPS Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1041EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 THS1041 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V |
| THS1041IDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 40 MSPS Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。