- 您現在的位置：買賣IC網 > PDF目錄98218 > THS1206CDARG4 (TEXAS INSTRUMENTS INC) 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 PDF資料下載
參數資料
| 型號： | THS1206CDARG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| 封裝： | GREEN, PLASTIC, TSSOP-32 |
| 文件頁數： | 21/43頁 |
| 文件大小： | 722K |
| 代理商： | THS1206CDARG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
THS1206
SLAS217H – MAY 1999 – REVISED JULY 2003#
www.ti.com
28
FIFO TRIGGER LEVEL
Bit 2 and bit 3 (TRIG1, TRIG0) of control register 1 are used to set the trigger level of the FIFO (see Table 13). If the trigger
level is reached, the DATA_AV (data available) signal becomes active according to the setting of the signal DATA_AV to
indicate to the processor that the ADC values can be read.
Table 13 shows four different programmable trigger levels for each configuration. The FIFO trigger level, which can be
selected, is dependent on the number of input channels. Both, a differential or a single-ended input is considered as one
channel. The processor therefore always reads the data from the FIFO in the same order and is able to distinguish between
the channels.
Table 13. FIFO Trigger Level
BIT 3
TRIG1
BIT 2
TRIG0
TRIGGER LEVEL
FOR 1 CHANNEL
(ADC values)
TRIGGER LEVEL
FOR 2 CHANNELS
(ADC values)
TRIGGER LEVEL
FOR 3 CHANNEL
(ADC values)
TRIGGER LEVEL
FOR 4 CHANNELS
(ADC values)
0
01
02
03
04
0
1
04
06
08
1
0
08
09
12
1
14
12
Reserved
TIMING AND SIGNAL DESCRIPTION OF THE THS1206
The reading from the THS1206 and writing to the THS1206 is performed by using the chip select inputs (CS0, CS1), the
write input WR and the read input RD. The write input is configurable to a combined read/write input (R/W). This is desired
in cases where the connected processor consists of a combined read/write output signal (R/W). The two chip select inputs
can be used to interface easily to a processor.
Reading from the THS1206 takes place by an internal RDint signal, which is generated from the logical combination of the
external signals CS0, CS1 and RD (see Figure 35). This signal is then used to strobe the words out of the FIFO and to
enable the output buffers. The last external signal (either CS0, CS1 or RD) to become valid will make RDint active while
the write input (WR) is inactive. The first of those external signals going to its inactive state then deactivates RDint again.
Writing to the THS1206 takes place by an internal WRint signal, which is generated from the logical combination of the
external signals CS0, CS1 and WR. This signal is then used to strobe the control words into the control registers 0 and
1. The last external signal (either CS0, CS1 or WR) to become valid makes WRint active while the read input (RD) is inactive.
The first of those external signals going to its inactive state then deactivates WRint again.
Read Enable
Write Enable
Control/Data
Registers
CS0
CS1
RD
WR
Data Bits
Figure 35. Logical Combination of CS0, CS1, RD, and WR
相關PDF資料 |
PDF描述 |
|---|---|
| THS1206IDARG4 | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1206IDAG4 | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1206CDAR | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1206CDA | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1206QDAR | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| THS1206DA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:12-BIT 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS |
| THS1206-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:12-BIT 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS |
| THS1206EVM | 制造商:Texas Instruments 功能描述:12-BIT 6MSPS QUAD CH. LOW POWER ADC EVM - Bulk 制造商:Texas Instruments 功能描述:THS1206 EVAL MODULE |
| THS1206IDA | 功能描述:模數轉換器 - ADC 12-Bit 6 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1206IDA | 制造商:Texas Instruments 功能描述:A/D CONVERTER ((NW)) |
發布緊急采購，3分鐘左右您將得到回復。