- 您現在的位置：買賣IC網 > PDF目錄98219 > THS1207IDAG4 (TEXAS INSTRUMENTS INC) 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 PDF資料下載
參數資料
| 型號： | THS1207IDAG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| 封裝： | GREEN, PLASTIC, TSSOP-32 |
| 文件頁數： | 27/32頁 |
| 文件大小： | 317K |
| 代理商： | THS1207IDAG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁
THS1207
SLAS284A – AUGUST 2000 – REVISED DECEMBER 2002
www.ti.com
4
ELECTRICAL CHARACTERISTICS
over recommended operating conditions, VREF = internal, fs = 6 MSPS, fI = 2 MHz at –1 dBFS (unless otherwise noted)
AC SPECIFICATIONS, AVDD = DVDD = 5 V, BVDD = 3.3 V, CL < 30 pF
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SINAD
Signal to noise ratio + distortion
Differential mode
63
dB
SINAD
Signal-to-noise ratio + distortion
Single-ended mode
62
64
dB
SNR
Signal to noise ratio
Differential mode
64
69
dB
SNR
Signal-to-noise ratio
Single-ended mode
64
68
dB
THD
Total harmonic distortion
Differential mode
–70
–67
dB
THD
Total harmonic distortion
Single-ended mode
–68
–64
dB
ENOB
Effective number of bits
Differential mode
10.17
10.5
Bits
ENOB
Effective number of bits
Single-ended mode
10
10.3
Bits
SFDR
Spurious free dynamic range
Differential mode
67
71
dB
SFDR
Spurious free dynamic range
Single-ended mode
65
69
dB
Analog Input
Full-power bandwidth with a source impedance of 150
in
differential configuration.
Full scale sinewave
3dB
96
MHz
Full-power bandwidth with a source impedance of 150
in
single-ended configuration.
Full scale sinewave, –3 dB
54
MHz
Small-signal bandwidth with a source impedance of 150
in
differential configuration.
100 mVpp sinewave
3dB
96
MHz
Small-signal bandwidth with a source impedance of 150
in
single-ended configuration.
100 mVpp sinewave, –3 dB
54
MHz
TIMING REQUIREMENTS
AVDD = DVDD = 5 V, BVDD = 3.3 V, VREF = internal, CL < 30 pF
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tpipe
Latency
5
CONV
CLK
tsu(CONV_CLKL-READL)
Setup time, CONV_CLK low before CS valid
10
ns
tsu(READH-CONV_CLKL)
Setup time, CS invalid to CONV_CLK low
20
ns
td(CONV_CLKL-SYNCL)
Delay time, CONV_CLK low to SYNC low
10
ns
td(CONV_CLKL-SYNCH)
Delay time, CONV_CLK low to SYNC high
10
ns
相關PDF資料 |
PDF描述 |
|---|---|
| THS1207CDAG4 | 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1209CDAR | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1209IDAR | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1209IDA | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1209CDA | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| THS12082 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS |
| THS12082CDA | 功能描述:模數轉換器 - ADC 12bit 8 MSPS ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS12082CDAG4 | 功能描述:模數轉換器 - ADC 12 Bit 8 MSPS Dual Ch RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS12082CDAR | 功能描述:模數轉換器 - ADC 12 Bit 8 MSPS Dual Ch RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS12082CDARG4 | 功能描述:模數轉換器 - ADC 12 Bit 8 MSPS Dual Ch RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發布緊急采購，3分鐘左右您將得到回復。