欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: THS4215DRBT
廠商: TEXAS INSTRUMENTS INC
元件分類: 音頻/視頻放大
英文描述: 1 CHANNEL, VIDEO AMPLIFIER, PDSO8
封裝: POWERPAD, GREEN, PLASTIC, SON-8
文件頁數: 19/47頁
文件大小: 1197K
代理商: THS4215DRBT
E
O
+
E 2
NI
) IBNRS
2
) 4kTRS )
I
BIRf
NG
2
)
4kTR
f
NG
-3
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
100 k
1 M
10 M
100 M
1 G
Capacitive Load - Hz
Normalized
Gain
-
dB
FREQUENCY RESPONSE
vs
CAPACITIVE LOAD
R(ISO) = 15
CL = 50 pF
VS =±5 V
R(ISO) = 10
CL = 100 pF
R(ISO) = 25
CL = 10 pF
SLOS400E – SEPTEMBER 2002 – REVISED SEPTEMBER 2009 ................................................................................................................................... www.ti.com
Dividing this expression by the noise gain [NG= (1 +
Rf/Rg) ] gives the equivalent input-referred spot noise
voltage at the noninverting input, as shown in
(5)
Driving Capacitive Loads
One of the most demanding, and yet very common,
load conditions for an op amp is capacitive loading.
Often, the capacitive load is the input of an A/D
converter, including additional external capacitance,
which may be recommended to improve A/D linearity.
A high-speed, high open-loop gain amplifier like the
THS4211 can be very susceptible to decreased
Figure 88. Isolation Resistor Diagram
stability and closed-loop response peaking when a
capacitive load is placed directly on the output pin.
When the amplifier's open-loop output resistance is
BOARD LAYOUT
considered,
this
capacitive
load
introduces
an
additional pole in the signal path that can decrease
Achieving
optimum
performance
with
a
high
the phase margin. When the primary considerations
frequency amplifier like the THS4211 requires careful
are frequency response flatness, pulse response
attention to board layout parasitics and external
fidelity, or distortion, the simplest and most effective
component types.
solution is to isolate the capacitive load from the
Recommendations that optimize performance include
feedback loop by inserting a series isolation resistor
the following:
between the amplifier output and the capacitive load.
1. Minimize parasitic capacitance to any ac
This does not eliminate the pole from the loop
ground for all of the signal I/O pins. Parasitic
response, but rather shifts it and adds a zero at a
capacitance on the output and inverting input pins
higher frequency. The additional zero acts to cancel
can cause instability: on the noninverting input, it
the phase lag from the capacitive load pole, thus
can react with the source impedance to cause
increasing the phase margin and improving stability.
unintentional band limiting. To reduce unwanted
The Typical Characteristics show the recommended
capacitance, a window around the signal I/O pins
isolation resistor vs capacitive load and the resulting
should be opened in all of the ground and power
frequency response at the load. Parasitic capacitive
planes around those pins. Otherwise, ground and
loads greater than 2 pF can begin to degrade the
power planes should be unbroken elsewhere on
performance of the THS4211. Long PCB traces,
the board.
unmatched cables, and connections to multiple
2. Minimize the distance (< 0.25”) from the
devices can easily cause this value to be exceeded.
power supply pins to high frequency 0.1-F
Always consider this effect carefully, and add the
decoupling capacitors. At the device pins, the
recommended series resistor as close as possible to
ground and power plane layout should not be in
the
THS4211
output
pin
(see
close proximity to the signal I/O pins. Avoid
narrow power and ground traces to minimize
The criterion for setting this R(ISO) resistor is a
inductance between the pins and the decoupling
maximum bandwidth, flat frequency response at the
capacitors. The power supply connections should
load. For a gain of +2, the frequency response at the
always be decoupled with these capacitors.
output pin is already slightly peaked without the
Larger (2.2-F to 6.8-F) decoupling capacitors,
capacitive load, requiring relatively high values of
effective at lower frequency, should also be used
R(ISO) to flatten the response at the load. Increasing
on the main supply pins. These may be placed
the noise gain also reduces the peaking.
somewhat farther from the device and may be
shared among several devices in the same area
of the PCB.
space
26
Copyright 2002–2009, Texas Instruments Incorporated
Product Folder Link(s): THS4211 THS4215
相關PDF資料
PDF描述
THS4215DGKR 1 CHANNEL, VIDEO AMPLIFIER, PDSO8
THS4215DGK 1 CHANNEL, VIDEO AMPLIFIER, PDSO8
THS4215DGKRG4 1 CHANNEL, VIDEO AMPLIFIER, PDSO8
THS4215DGNG4 1 CHANNEL, VIDEO AMPLIFIER, PDSO8
THS4215DRG4 1 CHANNEL, VIDEO AMPLIFIER, PDSO8
相關代理商/技術參數
參數描述
THS4215DRBTG4 功能描述:高速運算放大器 Super-Fast Ultr-Lo- Distortion Hi-Speed RoHS:否 制造商:Texas Instruments 通道數量:1 電壓增益 dB:116 dB 輸入補償電壓:0.5 mV 轉換速度:55 V/us 工作電源電壓:36 V 電源電流:7.5 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube
THS4215DRG4 功能描述:高速運算放大器 Super-Fast Ultr-Lo- Distortion Hi-Speed RoHS:否 制造商:Texas Instruments 通道數量:1 電壓增益 dB:116 dB 輸入補償電壓:0.5 mV 轉換速度:55 V/us 工作電源電壓:36 V 電源電流:7.5 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube
THS4215EVM 功能描述:放大器 IC 開發工具 THS4215 Eval Mod RoHS:否 制造商:International Rectifier 產品:Demonstration Boards 類型:Power Amplifiers 工具用于評估:IR4302 工作電源電壓:13 V to 23 V
THS4221 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-DISTORTION, HIGH-SPEED, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS
THS4221D 功能描述:高速運算放大器 Low-Distortion High Speed R-to-R Output RoHS:否 制造商:Texas Instruments 通道數量:1 電壓增益 dB:116 dB 輸入補償電壓:0.5 mV 轉換速度:55 V/us 工作電源電壓:36 V 電源電流:7.5 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube
主站蜘蛛池模板: 郸城县| 韶关市| 崇州市| 青岛市| 阿鲁科尔沁旗| 奉贤区| 邵武市| 襄樊市| 阿图什市| 西峡县| 澎湖县| 泰州市| 太仓市| 景泰县| 将乐县| 康定县| 江山市| 健康| 兴仁县| 潮安县| 新兴县| 科技| 青川县| 文登市| 大连市| 太白县| 额尔古纳市| 皋兰县| 友谊县| 磐安县| 揭阳市| 滨州市| 阳江市| 师宗县| 定州市| 凌海市| 柞水县| 栾川县| 齐齐哈尔市| 常山县| 柳州市|